# Solutions Manual Errata for Electronics, 2nd ed. by Allan R. Hambley

#### Problem 1.17

In line two, change 3.135 W to 3.125 W.

#### Problem 1.29

In line one, inside the first integral, delete the exponent 2 on  $i_1$ .

In line four, change 
$$\frac{20/\sqrt{2}}{8}$$
 to  $\frac{(20/\sqrt{2})^2}{8}$ .

In line five, change  $I_{iavg}$  to  $I_{1avg}$ .

#### Problem 1.49

Toward the end of the solution, change "when  $R_S$  changes from 1 M $\Omega$  to 10 k $\Omega$ " to "when  $R_L$  changes from 1 M $\Omega$  to 10 k $\Omega$ ".

#### Problem 1.50

Change "when  $R_S$  changes from 0 to 100  $\Omega$ " to "when  $R_L$  changes from 0 to 100  $\Omega$ ".

#### Problem 1.62

In line two of Part (b), change  $\frac{1}{2}(G_{m1}+G_{m2})R_L$  to  $(G_{m1}-G_{m2})R_L$ . Make the same change in line two of Part (c).

#### Problem 2.12

In Part (d), change 
$$\frac{1}{j\omega(99C)}$$
 to  $\frac{1}{j\omega(101C)}$ .

In the last paragraph, change 99-pF to 101-pF.

#### Problem 2.14

After the figure, change  $v_0 = 8v_{in}$  to  $v_0 = -8v_{in}$  and change the gain from 8 to -8.

#### Problem 2.16

At the end of the solution, after "For  $AOL = 10^5$ ", change  $A_V = -9.998$  to  $A_V = -9.9989$  and change  $-R_2/R_1 = 10$  to  $-R_2/R_1 = -10$ .

#### Problem 2.33

The problem statement should have specified  $W_{space}$  = 10  $\mu$ m instead of 5  $\mu$ m.

#### Problem 2.38

In the figure, change the upper 10-k $\Omega$  resistor (connecting the inverting input to the output of the first op amp) to 15 k $\Omega$ .

#### Problem 2.43

In Part (b), Equation (4), change  $R_1$  to  $R_2$ . In Part (c), in the first equation after the figure, change  $v_i$  to  $-v_i$ .

#### Problem 2.53

In the first line, change focl to fBCL.

#### Problem 2.73

Before the figure, add the sentence: "The PSpice simulation is stored in the file named  $P2\_73$ ."

#### Problem 2.75

Delete the sentence stating that the plot of  $v_0(t)$  is on the next page.

#### Problem 3.10

In line three (an equation), change  $i_D/R$  to  $v_D/R$ .

#### Problem 3.53

In the sentence beginning with "The dynamic resistance", change  $nV_T/I_{CQ}$  to  $nV_T/I_{DQ}$ .

#### Problem 3.56

In Part (a), change  $nV_T/I_{CQ}$  to  $nV_T/I_{DQ}$ .

#### Problem 3.57

The solution uses  $r_d$  for the diode resistance rather than  $r_z$  as specified in the problem statement.

#### Problem 3.58

In Part (c), line two (an equation), change the minus sign inside the parentheses to a plus sign.

#### Problem 3.70

In line one, change "electon" to "atom".

#### Problem 3.90

In Part (c), line one, change the denominator of the fraction in parentheses from  $I_R$  to  $-I_R$ .

#### Problem 3.92

At the end of the solution, add: "Larger capacitance produces less output voltage ripple and higher peak diode current".

#### Problem 4.10

In line five of the solution (an equation), change "10 - 0.6585" to "0.6585 - 10".

#### Problem 4.25

In the equation for  $I_S$  (line seven of the solution), each of the two denominators should end with ) -1 instead of -1).

#### Problem 4.34

In the line for part (d) with  $\beta$  = 100, we should have I = 9.53 mA (instead of 10 mA) and V = 9.53 V (rather than 10 V).

#### Problem 4.45

Change 
$$A_{VO} = -\beta R_L/r_{\pi}$$
 to  $A_{VO} = -\beta R_C/r_{\pi}$ .

#### Problem 4.50

At the end of step one, add: "Set all other independent signal sources to zero."

#### Problem 4.54

Next to the figure, change  $V_{EQ}$  to  $V_{BEQ}$ .

#### Problem 4.60

In the first line after the figure, second equation, change  $I_{\textit{BEQ}}$  to  $I_{\textit{BQ}}$ .

#### Problem 4.65

In the first line after the figure, insert an equals sign after  $I_B$ .

#### Problem 5.3

Calculation of the drain currents was omitted. The drain currents are:

(a) 
$$i_D = K(v_{GS} - V_{to})^2 = (W/L)(KP/2)(v_{GS} - V_{to})^2 = 2.25 \text{ mA}$$

(b) 
$$i_D = K[2(v_{GS} - V_{to})v_{DS} - (v_{DS})^2]$$
  
=  $(W/L)(KP/2)[2(v_{GS} - V_{to})v_{DS} - (v_{DS})^2]$   
=  $2 \text{ mA}$   
(c)  $i_D = 0$ 

#### Problem 5.7

In the last sentence, change K = 25 to  $K = 25 \mu A/V^2$ .

#### Problems 5.23

The last line of part (a) should read:  $V_{DSO}$  = 20 - 2 $I_{DO}$  = 12 V.

#### Problem 5.25

Change the second equation from  $R_SI_{DSQ}$  = 6 V to  $R_SI_{DQ}\cong$  6 V.

#### Problem 5.46

Change "greater than zero" to "greater than unity".

#### Problem 5.65

In the third-to-last sentence, change  $K(v_{GS5} - V_{to})$  to  $K(v_{GS5} - V_{to})^2$ .

#### Problem 5.74

In the sentence after the opening equation, change "saturation" to "triode region". In part (c) before the table, insert "Using the value of C given in part (d) of the problem, we have:"

#### Problem 6.16

At the beginning of the solution, insert "The following solution is for an inverter operating at 400 MHz." At the end of the solution, add "For an inverter operating at 400 Hz,  $P_{dynamic}$  = 3.6 x 10<sup>-10</sup> W."

#### Problem 6.23

In the third line, change " $I_{OL}$  = -1 mA" to " $I_{OL}$  = 1 mA".

#### Problems 6.24

In the first line, change " $P_{dynamic}$  = If" to " $P_{dynamic}$  = Kf".

#### Problem 6.25

In the equation for Energy, change  $(4^2 - 1^2)$  to  $(5^2 - 0^2)$  and change 150 pJ to 250 pJ. In the equation for  $P_{dynamic}$ , change 150 to 250 and change 3.75 mW to 6.25 mW.

#### Problem 6.32

In the circuit diagram, the device should be an enhancement MOSFET rather than a depletion MOSFET.

#### Problem 6.36

Change the middle of the fourth line to read " $V_{IH}$  = 2.04 V,  $V_{IL}$  = 1.08 V".

#### Problem 6.51

At the end of the first paragraph, just before the figure, insert the following: [Note: The solution assumes  $(W/L)_p = 1$ . On the other hand for  $(W/L)_p = 2$ , we would need  $(W/L)_n = 16$ .]

#### Problem 7.1

Delete the comma after the phrase "high precision".

#### Problem 7.11

In the first sentence, change "below" to "on the next page".

#### Problem 7.18

Toward the end of the main paragraph, in the equation for  $R_2$ ,

insert a left-hand parenthesis the before 26mV.

#### Problem 7.20

Actually the current decreases when  $\beta$  decreases. Thus, the percentage increase should be stated as -0.99%.

#### Problem 7.22

At the beginning of part (a), add the following: (Note: The problem should have asked for proof that  $I_O$ , rather than  $I_{C2}$ , is independent of  $V_{BE}$ .)

#### Problem 7.25

In the first line, change  $V_{CC}$  in the fraction numerator to 10.

#### Problem 7.28

In the first sentence after the diagram, change P7\_27 to P7\_28.

#### Problem 7.37

In the third line, change (15 +  $V_{GS1}$  -  $V_{GS3}$ ) to (15 -  $V_{GS1}$  -  $V_{GS3}$ ).

#### Problem 7.38

At the beginning of the solution, add the following: "The problem statement should refer to Figure P7.38, not P7.36."

#### Problems 7.60 and 7.61

In the next-to-last sentence of each solution, change  $A_{cm}$  to  $A_{vcm}$ .

#### Problem 7.65

In the first paragraph, change the value found for  $A_{v1}$  from 64.6 to 36.23. At the end of the solution, change the value found for the overall gain  $A_v$  from  $20.4 \times 10^3$  to  $11.5 \times 10^3$ .

#### Problem 7.66

At the end of the solution, add the following sentence: "The pnp stage drops the dc level down so it comes out zero after the last  $(Q_6)$  stage."

#### Problem 7.67

Throughout the solution, change all occurrences of  $2000\pi t$  to  $200\pi t$ .

#### Problem 7.71

After the diagram, add the following: (Note: For the transistors to operate in the active region, the emitters of the current sinks must be connected to  $-V_{EE}$  rather than to ground.)

In the third line of the main paragaph, change " $Q_3$  is a simple mirror" to " $Q_8$  is a simple mirror".

#### Problem 7.74

In the the top line of page 327, change  $(10 \mu A)/\beta$  to  $(100 \mu A)/\beta$ .

#### Problem 7.75

At the very end, change the value found for  $A_1/A_2$  from 0.953 to 0.926.

#### Problem 8.8

In part (a) of the solution, the components of the phase plot are incorrectly added. The correct phase plot should show a phase of  $+90^{\circ}$  for low f,  $0^{\circ}$  for high f, and should decrease in a straight line between 3.18 MHz and 318 MHz.

#### Problem 8.14

In the first line of part (b), change "drain" to "source". Notice that the expression abbreviated as B simplifies to  $C_{gs}(R_{sig} + R'_{L}) + C_{gd}R_{sig}(g_{m}R'_{L} + 1)$ , and the expression abbreviated as A simplifies to  $C_{gs}C_{gd}R_{sig}R'_{L}$ .

#### Problem 8.18

In part (e), change " $r_d$  =  $\infty$  (because  $\lambda$  = 0)" to " $r_d$   $\cong$   $1/\lambda I_{DQ}$  = 40 k $\Omega$ ". Change the sentence about the break frequency to read simply: "The break frequency is 251 kHz."

Problem 8.24

Change the table to appear thus:

$R_L$	1 kΩ	10 kΩ
$R_{\!\scriptscriptstyle L}^{\prime}$	995 Ω	9.52 k $\Omega$
$A_V$	-4.99	-9.05
R <sub>in,Miller</sub>	33.4 k $\Omega$	19.9 k $\Omega$
$R_{\times}$	25.0 k $\Omega$	16.6 k $\Omega$

#### Problem 8.25

Change the second line after the first figure to read:

$$Rin = Ri | |Rin Miller| \approx 0.1 \Omega.$$

#### Problem 8.30

Change "Equations 8.41 and 8.42" to "Equations 8.42 and 8.43".

#### Problem 8.33

In the second line change "Problem 8.33" to "Problem 8.32". In the equation for  $i_C$ , change  $50 sin(2000\pi t)$  to  $500 sin(2000\pi t)$ . Change the value found for  $I_{C,rms}$  to  $354~\mu A$ .

#### Problem 8.36

Note that in the equation for  $h_{0e}$ , the current term  $\frac{1}{r_{\pi}+r_{\mu}}$  is small, and has been ignored.

#### Problem 8.40

In the first line of part (a), in the equation for  $I_{BQ}$ , change "100" to "(1mA)/100".

#### Problem 8.42

In the table, change the units of the right-column value of  $R_E$  from m $\Omega$  to M $\Omega$ .

#### Problem 8.43

In the middle of part (a), "Solving Equation (2) for  $v_o$ " should read "Solving Equation (2) for  $v_{\pi}$ ". In part (b),  $R_{EF}$  should be  $R_{E1}$ .

#### Problem 8.56

In the second circuit diagram, change  $R'_{sig} = R_{sig} || R_D$  to  $R'_{sig} = R_{sig} || R_G$ .

#### Problem 8.66

The derivation of  $C_1$  should read as follows:

Thus, the input resistance of the amplifier is

$$R_{in} = R_B ||[r_{\pi 1} + (\beta + 1)(R_{E1}||R_{E2}||r_{e2})]| = 1046 \Omega$$

The resistance in series with  $C_1$  is  $R_{in} + R_s = 1096 \Omega$ .

$$C_1 = 1/(2\pi f_1 1096) = 1/(2\pi 10 \times 1096) = 14.5 \,\mu\text{F}$$

Also, in the equation for  $C_2$ , change " $1/(2\pi f_2 1168)$ " to " $1/(2\pi f_2 1020)$ ".

#### Problem 9.7

In part (a) of the solution, the final equation should read

$$A_{f} = \frac{X_{o}}{X_{s}} = \frac{A_{1}A_{2f}}{1 + \beta_{2}A_{1}A_{2f}} = \frac{A_{1}A_{2}}{1 + \beta_{1}A_{2} + \beta_{2}A_{1}A_{2}}$$

Also, in line four of part (b) change  $A_2$  to  $A_3$  and change "a a gain" to "a gain".

#### Problem 9.10

Change > to >>.

#### Problem 9.14

Part (a) uses  $|V_{BE}| = 0.7$  V in saturation, not 0.6 V as specified in the problem.

#### Problem 9.35

In the first line, delete the second occurrence of  $i_i$ .

#### Problem 9.44

In the last line, change "parallel" to "voltage".

#### Problem 9.45

The last sentence, should read: "Since we want Aß to be very large in magnitude, we choose small resistances for a current feedback network."

#### Problem 9.47

At the very end of the solution, change the units of the value found for  $R_{\it of}$  from  $\Omega$  to  $k\Omega$ .

#### Problem 9.49

The problem should have called for  $R_{mf}$  = -5000  $\Omega$ . In the solution, change the units of the value found for  $R_{if}$  from  $M\Omega$  to  $\Omega$ .

#### Problem 9.51

In the third line of part (a), delete the second occurrence of  $v_i$ .

#### Problem 9.52

In part (a) change the equation that begins line four to

$$v_o/i_i = -A_i R_i \times \frac{R_L}{R_o + R_L} = -417 \text{ M}\Omega$$

In the last line of part (a), add a negative sign in front of the value found for  $\beta$ . In the fourth line of part (b), change  $\beta = 1/R_f$  to  $\beta = -1/R_f$ .

#### Problem 9.53

In the third line of part (a), add a negative sign in front of  $A_{VO}R_i$ . At the end of part (a), change the value found for  $\beta$  to  $-2.16\times 10^{-5}$ . In part (b), in the first line after the diagram, add a negative sign after the = and before the fraction.

#### Problem 9.59

In part (d), change both instances of "1000t'' to "100t''.

#### Problem 9.64

In the last line, change 3500 Hz to 350 Hz.

#### Problem 9.66

In the next-to-last line, change "imaginary" to "complex".

#### Problem 9.72

In the next-to-last line, change  $180^{\circ}$  to  $-180^{\circ}$ .

#### Problem 9.86

In part (c), the last two sentences should read: "Finally setting Aß = 1 yields A = -29 and  $\omega = \sqrt{6} / (RC)$ . Thus an inverting amplifier is needed."

In part (d), change the sign on the last term from - to + in the denominator of the second equation.

Delete the closing parenthesis after 0.0025 in the middle of the first equation. Change the value found for  $\theta_{JA}$  to 150 °C/W.

Problem 10.23

The trigonometric identity should read  $2\sin^2(x) = 1 - \cos(2x)$ . In the integral equation that follows, change  $10\sin(4000\pi t)$  to  $10\cos(4000\pi t)$ .

Problem 10.27

In the fifth line, change the integrand to  $[1 - \cos(2\omega t)]$ .

Problem 10.35

In part (a), change  $(V_{cc}/\sqrt{2})R_i$  to  $(V_{cc}/\sqrt{2})^2/R_i$ .

Problem 10.37

In part (d), the final equation should read  $P_{Q1\text{max}} = (V_{CC}/2) \times V_{CC}/(2R_L) = V_{CC}^2/(4R_L) = 7.03 \text{ W}.$ 

Problem 10.45

In Equation 10.49 in the text,  $\frac{R_2}{R_1 + R_2}$  should be replaced by  $\frac{R_1 + R_2}{R_2}$ .

Problem 10.50

In the second line of the solution, change "op amp" to "transistor".

**Problem 10.63** 

In the second line, change "on the next page" to "below".

Problem 11.16

In the equation for C, insert a closing square bracket after the L.

Problem 11.21

In the third line of the solution, change  $\omega_R = 3\omega_0$  to  $f_R = 3f_0$ .

In the first line after the last set of diagrams, change  $Q_2^2=R_L/R_s$  to  $Q_2=\sqrt{R_L/R_s}$  .

Also note that in the first diagram of the solution,  $R_S$  represents the internal source resistance, while in the rest of the solution,  $R_S$  represents the series equivalent of  $R_I$ .

#### Problem 11.38

Note that  $R_s$  represents the series equivalent of  $R_L$ . In the second line, note that  $Q_C$  = 10 and change the value found for  $R_S$  to 5  $\Omega$ . In the third line, change 4.47 to 3.16, change 1423.5 to 1006.6, and change 409.77 to 465.2. Then the simulation results closely match predictions.

#### **Problem 11.39**

Note that  $R_s$  represents the series equivalent of  $R_L$ . In the second line, change the value found for  $R_s$  to 50 m $\Omega$ . (Note that  $Q_c$  = 100.)

#### **Problem 11.45**

In part (c), change 256.51 pF to 316.43 pF and change 20.21 nF to 1269 pF.

#### Problem 11.50

Note that in the solution  $r_d$  has been taken to be very large.

#### Problem 11.54

At the end of the solution sentence, change the period to a comma and add "or approximately 20 MHz. The third overtone frequency is about 30 MHz."

#### **Problem 11.57**

Note that "antiresonant frequency" means the same thing as "parallel-resonant frequency."

#### Problem 12.11

Note that in the solution, "node 2" refers to the noninverting input.

After the first paragraph, change  $v_0 = VB + 4.7$  to  $v_0 = VB - 4.7$ . After the second paragraph, change  $v_0 = VB - 4.7$  to  $v_0 = VB + 4.7$  and change  $v_{in} > VB$  to  $v_{in} < VB$ . In the plot at the end of the solution, change -1.3 on the y-axis to -1.7.

#### **Problem 12.17**

Note that in the problem statement, the  $\textit{v}_2$  referenced in the ninth line should be  $\textit{v}_1$  .

#### Problem 12.40

At the end of the solution, change  $i_0R/2$  to  $-i_0R/2$  and change 9.96 V to - 9.96 V.

### Chapter 1

### Exercise 1.1

(a) For a noninverting amplifier  $A_v = +50$  and we have:  $V_o(t) = A_v V_i(t) = 50 \times 0.1 \sin(2000\pi t) = 5 \sin(2000\pi t)$ 

(b) For an inverting amplifier  $A_{V} = -50$  and we have:

$$v_0(t) = A_v v_i(t) = -50 \times 0.1 \sin(2000\pi t) = -5 \sin(2000\pi t)$$

### Exercise 1.2

$$A_{vs} = \frac{R_{i}}{R_{s} + R_{i}} \times A_{vo} \times \frac{R_{L}}{R_{L} + R_{o}} = 300$$

$$A_{i} = A_{v} \frac{R_{i}}{R_{r}} = 10^{4}$$

$$A_{VS} = \frac{1}{R_{S} + R_{i}} \times A_{VO} \times \frac{1}{R_{L} + R_{O}} = 300$$
  $A_{i} = A_{V} \frac{1}{R_{L}} = 10^{4}$   $A_{V} = \frac{V_{O}}{V_{i}} = A_{VO} \times \frac{R_{L}}{R_{L} + R_{O}} = 375$   $G = A_{V}A_{i} = 3.75 \times 10^{6}$ 

## Exercise 1.3

For maximum power transfer to the load, we must have  $R_L = R_O$  = 25  $\Omega$ . Then as in Exercise 1.2 we find  $A_V = 250$ ,  $A_1 = 2 \times 10^4$ , and  $G = 5 \times 10^6$ .

$$\begin{array}{c} R_{01} \\ V_{L_1} \\ R_{L_1} \end{array}$$

$$\begin{array}{c} R_{02} \\ A_{Vo_2} V_{L_2} \\ A_{Vo_2} V_{L_2} \end{array}$$

$$\begin{array}{c} R_{03} \\ A_{Vo_3} V_{L_3} \\ A_{Vo_3} V_{L_3} \end{array}$$

$$A_{vo} = A_{vo1} \frac{R_{i2}}{R_{o1} + R_{i2}} A_{vo2} \frac{R_{i3}}{R_{o2} + R_{i3}} A_{vo3} = 5357$$
 $R_{i} = R_{i1} = 1000 \Omega$ 
 $R_{o} = R_{o3} = 300 \Omega$ 


$$A_{vo} = A_{vo3} \frac{R_{i2}}{R_{o3} + R_{i2}} A_{vo2} \frac{R_{i1}}{R_{o2} + R_{i1}} A_{vo1} = 4348$$

$$R_{i} = R_{i3} = 3000 \Omega$$

$$R_{o} = R_{o1} = 100 \Omega$$

## Exercise 1.6

$$P_s = (1.5 \text{ A}) \times (15 \text{ V}) = 22.5 \text{ W}$$
 $P_d = P_s + P_i - P_o = 20.5 \text{ W}$ 
 $\eta = \frac{P_o}{P_s} \times 100\% = 11.1\%$ 



$$G = (A_V)^2 \frac{R_i}{R_r} = 1.5 \times 10^7$$

$$G_{dB} = 10logG = 71.8 dB$$


$$P_{dBW} = 10log \left[ \frac{P}{1 \text{ W}} \right] = 10log \left[ \frac{5 \times 10^{-3}}{1} \right] = -23.0 \text{ dBW}$$

$$P_{dBm} = 10log \left( \frac{P}{1 \text{ mW}} \right) = 10log \left( \frac{5 \times 10^{-3}}{10^{-3}} \right) = 10log (5) = 6.99 \text{ dBm}$$

# Exercise 1.9

$$20\log\left[\frac{V_X}{1 \text{ V}}\right] = 23 \quad \Rightarrow \quad V_X = 10^{23/20} = 14.13 \text{ V}$$

# Exercise 1.10




$$A_{VO} = \frac{v_O}{v_i} = \frac{200i_i R_O}{i_i R_i} = 4$$
  $R_i = 1000 \Omega$   $R_O = 20 \Omega$ 



$$G_{\text{msc}} = \frac{i_{\text{osc}}}{v_i} = \frac{100i_i}{500i_i} = 0.2 \text{ s}$$

$$R_i = 500 \Omega$$

$$R_0 = 50 \Omega$$



$$R_{\text{moc}} = \frac{v_{\text{ooc}}}{i_{i}} = \frac{G_{\text{msc}}v_{i}R_{o}}{v_{i}/R_{i}} = G_{\text{msc}}R_{o}R_{i} = 500 \text{ k}\Omega$$

### Exercise 1.13

- (a) We have  $\rm R_{\rm S}$  <<  $\rm R_{\rm i}$  and  $\rm R_{\rm L}$  >>  $\rm R_{\rm o}$  . This is a nearly ideal voltage amplifier.
- (b) We have  $\rm R_{\rm S} >> \rm R_{\rm i}$  and  $\rm R_{\rm L} << \rm R_{\rm o}.$  This is a nearly ideal current amplifier.
- (c) We have  $\rm R_{s} << \rm R_{i}$  and  $\rm R_{L} << \rm R_{o}.$  This is a nearly ideal transconductance amplifier.
- (d) We have  $\rm R_{s} >> \rm R_{i}$  and  $\rm R_{L} >> \rm R_{o}.$  This is a nearly ideal transresistance amplifier.
- (e) We have  $R_s = R_i$  and  $R_L << R_o$ . This is not close to any ideal amplifier.

$$A_{cm} = v_{ocm}/v_{icm} = 0.1/1 = 0.1$$

$$A_{cmdB} = 20log|A_{cm}| = -20 dB$$

$$CMRR_{dB} = 20log \frac{|A_d|}{|A_{cm}|} = 20log \frac{50 \times 10^3}{0.1} = 114 dB$$

(a) 
$$v_{id} = v_{i1} - v_{i2} = 1 \text{ V}$$

$$v_{icm} = \frac{1}{2}(v_{i1} + v_{i2}) = 0 \text{ V}$$

$$v_{o} = A_{1}v_{i1} - A_{2}v_{i2} = \frac{A_{1} + A_{2}}{2}$$

$$A_{d} = v_{o}/v_{id} = \frac{A_{1}/2 + A_{2}/2}{1} = \frac{1}{2}(A_{1} + A_{2})$$

(b) 
$$v_{id} = v_{i1} - v_{i2} = 0 \text{ V}$$
  
 $v_{icm} = \frac{1}{2}(v_{i1} + v_{i2}) = 1 \text{ V}$   
 $v_{o} = A_{1}v_{i1} - A_{2}v_{i2} = A_{1} - A_{2}$   
 $A_{cm} = v_{o}/v_{icm} = A_{1} - A_{2}$ 

(c)
$$CMRR = 20log \frac{|A_d|}{|A_{cm}|} = 20log \left| \frac{A_1 + A_2}{2(A_1 - A_2)} \right| = 20log \left| \frac{201}{2(100-101)} \right| = 40 \text{ dB}$$

### Problem 1.1

Some examples of electronic systems are electronic brakes, printers, cash registers, microwave ovens, CD players, airport landing systems, electronic door locks, and so forth.


### Problem 1.2

Electronic system blocks include amplifiers, filters, signal sources, wave-shaping circuits, digital logic functions, digital memories, power supplies, and converters.

### Problem 1.3

Some electronic systems process information in electronic form and some power (hopefully as little as possible) is consumed. In power electronics, the power delivered to a load is the main concern.

Conversion of analog signals to digital form is a two-step process. First, the signal is sampled at periodic points in time. Second, each sample is approximately represented by a codeword.



### Problem 1.5

Provided that it is not too large in amplitude, noise can be completely removed from a digital signal. Noise tends to accumulate in analog signals. Digital circuits tend to be easier than analog circuits to implement with integrated techniques. Thus extremely complex digital systems are feasible while equally complex analog systems are not. Digital systems are more adaptable than analog systems to a variety of uses.

Number of bits per second =  $16 \times 44.1 \times 10^3 = 705.6$  kbit/s (for monaural) (1.411 Mbits/s are used for stereo.)

Number of amplitude zones =  $2^{16} = 65,536$ 

$$\Delta = \frac{5 - (-5)}{65536} = 152.6 \ \mu V$$

### Problem 1.7

Minimum sampling rate = 2f<sub>H</sub> = 200 sample/s

$$N = \frac{10 \text{ mV}}{0.01 \text{ mV}} = 1000$$
 which requires  $k = 10$  at least  $(2^{10} = 1024)$ 


Number of bits per second = 200 x 10 = 2 kbit/s

### Problem 1.8

See Figure 1.6 in the book.

### Problem 1.9

Because we are limited to resistors, the only option is a resistive voltage divider as shown below.



We denote the nominal values of the resistors as  $R_1$  and  $R_2$ . The highest load voltage (at most 6 V) occurs when  $I_L=0$ , when the resistor in parallel with the load has its highest value (which is  $1.05R_2$ ), and when the resistor in series with the source has its lowest value (which is  $0.95R_1$ ). To achieve the desired no-load voltage we need

$$14 \frac{1.05R_2}{0.95R_1 + 1.05R_2} = 6$$

Solving for R2, we have

$$R_2 = 0.6786 R_1$$
 (1)

The smallest load voltage (at least 4 V) occurs with  $\rm I_L=0.3$  and resistance values of  $\rm 0.95R_2$  and  $\rm 1.05R_1$ . For these values, the Thévenin voltage is

$$V_{th} = 14 \frac{0.95 R_2}{1.05R_1 + 0.95R_2}$$

and the load voltage is

$$V_L = 4 = V_{th} - R_{th}I_L$$

$$4 = 14 \frac{0.95 R_2}{1.05 R_1 + 0.95 R_2} - 0.3 \frac{0.95(1.05) R_1 R_2}{1.05 R_1 + 0.95 R_2}$$
 (2)

Using Equation (1) to substitute for  $R_2$  in Equation (2) and solving we obtain:

$$R_1 = 11.06 \Omega$$

Then from Equation (1) we obtain:

$$R_2 = 7.507 \Omega$$

Thus we could use the standard nominal values of  $\rm R_1$  = 11  $\Omega$  and  $\rm R_2$  = 7.5  $\Omega.$ 

### Problem 1.10

System engineers design the block diagrams of systems including specifications for each block. Circuit designers design the circuits for each block. Process engineers design the fabrication processes. Semiconductor physicists research fundamental processes used in electronic devices.

The components of integrated circuits and their interconnections are manufactured concurrently on a semiconductor wafer by a sequence of photolithographic processing steps. The components of a discrete circuit are manufactured separately and then interconnected, usually on a circuit board. Often overall cost can be reduced by integrating the system onto as few chips as possible because chip cost is nearly independent of complexity (within certain bounds).

### Problem 1.12

The area consumed by each transistor is (10  $\mu$ m)  $\times$  (10  $\mu$ m) = 10<sup>-10</sup> m<sup>2</sup>. The chip area is (2 cm)  $\times$  (2 cm) = 4  $\times$  10<sup>-4</sup> m<sup>2</sup>. Thus the number of transistors that can be placed on the chip is


$$(4 \times 10^{-4})/(10^{-10}) = 4 \times 10^{6}$$
 transistors/chip

### Problem 1.13

Gain is a negative number for an inverting amplifier, and the output signal is an inverted version of the input signal. Gain is a positive number for a noninverting amplifier, and the output signal has the same polarity as the input signal at each instant of time.

### Problem 1.14

"Loading effects" refer to the fact that the input voltage of an amplifier is less than the internal source voltage because of the voltage drop across the internal source impedance. Also the amplifier output voltage is less than the open-circuit voltage gain times the input voltage because of the voltage drop across the output impedance of the amplifier.



### Problem 1.16

Using the unity-gain amplifier we have:

$$V_{s} = 100 \, \text{k.s.}$$

$$V_{s$$

With the source connected directly to the load, we have:

$$V_{S} = 100 \text{ k.}$$

$$V_{S} = 100 \text{ k.}$$

$$V_{O} = V_{S} = \frac{R_{L}}{R_{L} + R_{S}} = 2.5 \text{ mV rms}$$

$$P_{O} = V_{O}^{2}/R_{L} = 125 \text{ nW}$$

Thus the output power is much larger if the unity-gain amplifier is used.

### Problem 1.17

$$P_{in} = V_{in}^2/R_{in} = 0.333 \text{ pW}$$

$$P_{o} = V_{o}^2/R_{L} = 3.135 \text{ W}$$

$$G = P_{o}/P_{in} = 9.376 \times 10^{12}$$

### Problem 1.18

$$V_{i}$$
 $R_{i}$ 
 $A_{v_{0}}V_{i}$ 
 $V_{i}$ 
 $A_{v_{0}}V_{i}$ 
 $A_{v_{0}}V_{i}$ 

$$A_{V} = 90 = A_{VO} \frac{R_{L}}{R_{O} + R_{L}} = 100 \frac{10^{4}}{R_{O} + 10^{4}}$$

Solving we find that  $R_0 = 1.11 \text{ k}\Omega$ 

With the switch open we have:

$$V_o = 50 \text{ mV} = V_s \frac{R_i}{R_i + 10^6} A_{vo} \frac{R_L}{R_L + R_o}$$
 (1)

With the switch closed we have:

$$V_o = 100 \text{ mV} = V_s A_{vo} \frac{R_L}{R_L + R_o}$$
 (2)


Dividing the respective sides of Equation (1) by those of Equation (2), we have:

$$\frac{50 \text{ mV}}{100 \text{ mV}} = \frac{R_{i}}{R_{i} + 10^{6}}$$

Solving we obtain  $R_i = 1 M\Omega$ .

## Problem 1.20

If we cascade two amplifiers A and B the equivalent circuit is:



The open-circuit voltage gain of the cascaded amplifier is:

$$A_{vo} = A_{voA}A_{voB} \frac{R_{iB}}{R_{oA} + R_{iB}}$$

### Problem 1.21

See the figure shown in the solution for Problem 1.20. When the amplifiers are cascaded in the order A-B, we have:

$$R_{i} = R_{iA} = 3 k\Omega$$

$$R_{o} = R_{oB} = 20 \Omega$$


$$A_{vo} = A_{voA}A_{voB} \frac{R_{iB}}{R_{oA} + R_{iB}} = 4.998 \times 10^{4}$$

On the other hand for the B-A cascade we have:

$$R_{i} = R_{iB} = 1 M\Omega$$

$$R_{o} = R_{oA} = 400 \Omega$$

$$A_{vo} = A_{voA}A_{voB} \frac{R_{iA}}{R_{oB} + R_{iA}} = 4.967 \times 10^{4}$$



$$\frac{d|A_{VO}|}{dn} = 0 = \left|A_{VOA}\right| \times \left|A_{VOB}\right| \times \frac{R_{iB}^2 - n^2 R_{OA} R_{iB}}{(n^2 R_{OA} + R_{iB})^2}$$

Solving for n we have:

$$n = \sqrt{\frac{R_{iB}}{R_{oA}}}$$

Problem 1.23

The internal source impedance is:

$$R_s = \frac{\text{open-circuit voltage}}{\text{short-circuit current}} = \frac{20 \times 10^{-3}}{10^{-6}} = 20 \text{ k}\Omega$$

The desired voltage gain is required to be at least:

$$A_{VS} = \frac{V_o}{V_S} = \frac{10}{20 \times 10^{-3}} = 500$$

If we cascade n stages, connect the source to the input, and connect the load to the output, the voltage gain is given by:

$$\mathbf{A_{vs}} = \frac{\mathbf{R_{i}}}{\mathbf{R_{i}} + \mathbf{R_{s}}} \times \left[\frac{\mathbf{R_{i}}}{\mathbf{R_{i}} + \mathbf{R_{o}}}\right]^{n-1} \times \frac{\mathbf{R_{L}}}{\mathbf{R_{L}} + \mathbf{R_{o}}} \times \mathbf{A_{vo}^{n}}$$

Substituting values and reducing we obtain:

$$A_{vs} = 0.02381 \times (0.9091)^{n-1} \times (10)^n$$


By trial and err we determine that we must have n=5 to achieve  $A_{_{\mbox{\scriptsize VS}}}$  in excess of 500.

### Problem 1.24

To avoid excessive loading effects at the input, we should choose the first stage such that its input resistance is larger than the source resistance. Therefore we choose type A as the input stage. To avoid excessive loading effects at the output, we should choose the last stage such that its output impedance is much less than the load impedance. Therefore we choose type B as the output stage.

To achieve output power of 1 W we need  $P_o = 1 = V_o^2/R_L$ . Solving we determine that  $V_o = 4.472$  V rms. Thus we require an overall gain of  $A_{VS} = V_o/V_S = 4.472/(20 \times 10^{-3}) = 223.6$  as a minimum value.

To attain the required gain with the least number of stages we use intermediate stages of type C. Thus the amplifier diagram is:



The cascade has R  $_{1}$  = 10 M $\Omega$ , R  $_{0}$  = 1  $\Omega,$  and A  $_{VO}$  = 376.9. The resulting loaded gain is

$$A_{vo} \frac{R_{L}}{R_{L} + R_{o}} \frac{R_{i}}{R_{i} + R_{s}} = 299.1$$


which is in excess of the required minimum value.

### Problem 1.25

The source impedance is lower than the input impedances of any of the stage types. Therefore we choose type C as the input stage to achieve the highest gain. To avoid excessive loading effects at the output, we should choose the last stage such that its output impedance in much less than the load impedance. Therefore we choose type B as the output stage.

To achieve output power of 1 W we need  $P_o = 1 = V_o^2/R_L$ . Solving we determine that  $V_o = 4.472$  V rms. Thus we require an overall gain of  $A_{VS} = V_o/V_S = 4.472/(20 \times 10^{-3}) = 223.6$  as a minimum value.

To attain the required gain with the least number of stages we use intermediate stages of type C. Thus the amplifier diagram is:



The cascade has R  $_{1}$  = 20 k $\Omega$ , R  $_{0}$  = 1  $\Omega,$  and A  $_{VO}$  = 452.2. The resulting loaded gain is

$$A_{VO} = \frac{R_L}{R_L + R_O} = \frac{R_i}{R_i + R_S} = 428.6$$

which is in excess of the required minimum value.

### Problem 1.26

The efficiency  $\eta$  of an amplifier is the output power divided by the supply power times 100%.

$$\eta = \frac{P_{\text{out}}}{P_{\text{supply}}} \times 100\%$$

Dissipated power is the power converted to heat.

$$P_{in} = V_{in}^2/R_{in} = (0.1)^2/10^5 = 0.1 \, \mu W$$
 $P_{out} = V_o^2/R_L = (10)^2/8 = 12.5 \, W$ 
 $P_{supply} = V_{cc}I_{cc} = 15 \times 2 = 30 \, W$ 
 $P_{dissipated} = P_{supply} + P_{in} - P_o = 17.5 \, W$ 
 $\eta = \frac{P_{out}}{P_{cumples}} \times 100\% = \frac{12.5}{30} \times 100\% = 41.67\%$ 

Power is delivered to the amplifier by both of the 15-V sources. Part of this power is returned to the 5-V source. The net power supplied is

$$P_{supply} = 15 \times 1 + 15 \times 2 - 5 \times 1 = 40 W$$

### Problem 1.29

$$I_{\text{lavg}} = \frac{1}{T} \int_{0}^{T} i_{1}^{2}(t) dt = \frac{1}{0.01} \int_{0}^{0.005} 2.5 \sin(200\pi t) dt = \frac{250}{200\pi} \left[ -\cos(200\pi t) \right]_{0}^{0.005} = \frac{500}{200\pi} = 0.7958 \text{ A}$$

Similarly I<sub>2avg</sub> = 0.7958 A.

$$P_{out} = \frac{V_{o,rms}^{2}}{R_{L}} = \frac{20/\sqrt{2}}{8} = 25 \text{ W}$$

$$P_{supply} = (25 \text{ V}) \times I_{iavg} + (25 \text{ V}) \times I_{2avg} = 39.79 \text{ W}$$

$$\eta = \frac{P_{out}}{P_{supply}} \times 100\% = 62.83\%$$

### Problem 1.30

$$G_{dB} = 10\log(G)$$

$$A_{vdB} = 20log|A_v|$$

$$R_{in} = \frac{V_{in}}{I_{in}} = \frac{10 \text{ mV}}{1 \mu A} = 10 \text{ k}\Omega$$

$$A_{V} = \frac{V_{out}}{V_{in}} = \frac{5 \text{ V}}{10 \text{ mV}} = 500$$
  $A_{VdB} = 20\log(A_{V}) = 53.98 \text{ dB}$ 

$$A_i = A_v \frac{R_{in}}{R_{I}} = 500 \frac{10 \text{ k}\Omega}{10 \Omega} = 5 \times 10^5$$
  $A_{idB} = 20\log(A_i) = 113.98 \text{ dB}$ 

$$A_{idB} = 20log(A_i) = 113.98 dB$$

$$G = A_v A_i = 250 \times 10^6$$

$$G_{db} = 10\log(G) = 83.98 \text{ dB}$$

$$A_i = A_v \frac{R_{in}}{R_L} = 1 \times \frac{10^5}{8} = 12.5 \times 10^3$$
  $A_{idB} = 20log(A_i) = 81.94 dB$ 

$$A_{idB} = 20log(A_i) = 81.94 dB$$

$$G = A_v A_i = 12.5 \times 10^3$$

$$G_{db} = 10\log(G) = 40.97 dB$$

# Problem 1.33

$$G_{db} = 10log(A_vA_i) = 10logA_v + 10logA_i = \frac{A_{vdB} + A_{idB}}{2} = 50 dB$$

$$A_{V} = 10^{30/20} = 31.62$$

$$A_i = 10^{70/20} = 3162$$

$$A_{i} = 3162 = A_{V} \frac{R_{i}}{R_{L}} = 31.62 \frac{100 \text{ k}\Omega}{R_{L}} \Rightarrow R_{L} = 1 \text{ k}\Omega$$

$$R_{T_i} = 1 k\Omega$$

(a) 10 dbV = 
$$20\log \frac{V_a}{1 \ V}$$
  $\Rightarrow$   $V_a = 10^{0.5} = 3.162 \ V$ 

$$V_a = 10^{0.5} = 3.162 \text{ V}$$

(b) 
$$-30 \text{ dbV} = 20\log \frac{V_b}{1 \text{ V}}$$

(b) 
$$-30 \text{ dbV} = 20\log \frac{V_b}{1 \text{ V}}$$
  $\Rightarrow$   $V_b = 10^{-1.5} = 31.62 \text{ mV}$ 

(c) 10 dbmV = 
$$20\log \frac{V_C}{1 \text{ mV}}$$

(c) 10 dbmV = 
$$20\log \frac{V_C}{1 \text{ mV}}$$
  $\Rightarrow$   $V_C = (1 \text{ mV}) \times 10^{0.5} = 3.162 \text{ mV}$ 

(d) 20 dBW = 
$$10\log \frac{P}{1 \text{ W}}$$
  $\Rightarrow$   $P = 10^2 = \frac{V_d^2}{50}$   $\Rightarrow$   $V_d = 70.71 \text{ V}$ 

$$P = 10^2 = \frac{V_d^2}{50}$$


$$\Rightarrow$$
  $V_d = 70.71 \text{ V}$ 

(a) 20 dBm = 
$$10\log_{\frac{1}{1}}^{\frac{P}{a}}$$
  $\Rightarrow$   $P_a = (1 mW) \times 10^2 = 100 mW$ 


(b) -60 dBW = 
$$10\log \frac{P_b}{1 \text{ W}}$$
  $\Rightarrow$   $P_b = (1 \text{ W}) \times 10^{-6} = 1 \mu\text{W}$ 

(c) 10 dBW = 
$$10\log \frac{P_C}{1 \text{ W}}$$
  $\Rightarrow$   $P_C = (1 \text{ W}) \times 10^1 = 10 \text{ W}$ 


## Problem 1.36




Voltage amplifier



Trans resistance amplifier




Transconductance amplifier



Current amplifier

 $\mathbf{A}_{\mathrm{VO}}$  and  $\mathbf{R}_{\mathrm{moc}}$  are measured with the output open circuited.

Gmsc and Aisc are measured with the output short circuited.



### Problem 1.38

The current amplifier model is:


(a) Voltage amplifier model:

$$A_{vo} = \frac{v_{ooc}}{v_{i}} = \frac{500i_{i}R_{o}}{R_{i}i_{i}} = 50$$

$$R_{i} = \frac{100}{100}$$


(b) Transresistance amplifier model:


$$R_{\text{moc}} = \frac{v_{\text{ooc}}}{i} = \frac{500i i^{R}_{\text{o}}}{i_{i}} = 5 \text{ k}\Omega$$



(c) Transconductance amplifier model:


$$G_{msc} = \frac{i_{osc}}{v_i} = \frac{500i_i}{R_i i_i} = 5 \text{ s}$$





$$A_{i} = A_{isc} \frac{R_{o}}{R_{o} + R_{L}}$$


$$8 = 10 \frac{R_{o}}{R_{o} + 50} \Rightarrow R_{o} = 200 \Omega$$



Voltage amplifier model:

$$A_{VO} = \frac{v_{OOC}}{v_{i}} = \frac{500 \times 10^{3} \times 100 \times \frac{10^{8}i_{iA}}{200 + 50}}{10^{6}i_{iA}} = 2 \times 10^{7}$$

$$R_{i} = R_{iA} = 1 M\Omega \qquad R_{o} = R_{oB} = 500 k\Omega$$




Transconductance amplifier model:

$$G_{\text{msc}} = \frac{i_{\text{osc}}}{v_{i}} = \frac{A_{\text{vo}}v_{i}/R_{o}}{v_{i}} = \frac{A_{\text{vo}}}{R_{o}} = 40 \text{ s}$$

$$v_{i} = \frac{R_{i}}{M_{A}}$$


$$V_{i} = \frac{A_{\text{vo}}v_{i}/R_{o}}{M_{A}} = \frac{A_{\text{vo}}}{R_{o}} = 40 \text{ s}$$



Voltage amplifier model:

$$A_{\text{vo}} = \frac{v_{\text{ooc}}}{v_{i}} = \frac{10^{8} \frac{500 \text{ k}\Omega}{1 \text{ M}\Omega + 500 \text{ k}\Omega} 100 \text{ i}_{\text{iB}}}{50 \text{ i}_{\text{iB}}} = 6.667 \times 10^{7}$$

$$R_{i} = R_{iB} = 50 \Omega \qquad R_{o} = R_{oA} = 200 \Omega$$



Transconductance amplifier model:


$$G_{\text{msc}} = \frac{i_{\text{osc}}}{v_{i}} = \frac{A_{\text{vo}}v_{i}/R_{o}}{v_{i}} = \frac{A_{\text{vo}}}{R_{o}} = 333.3 \times 10^{3} \text{ s}$$

$$v_{i} = \frac{R_{i}}{50.0} = \frac{A_{\text{vo}}}{R_{o}} = 333.3 \times 10^{3} \text{ s}$$


# Problem 1.42

Amplifier type	Ri	Ro
Voltage	00	0
Current	0	00
Transresistance	0	0
Transconductance	00	00

#### Problem 1.43



#### Problem 1.44



From the circuit we can write:

$$i_{i} = \frac{v_{x}}{R_{i}} \tag{1}$$

$$i_x = i_i + \frac{v_x - R_{moc}i_i}{R_o}$$
 (2)

Then using Equation (1) to substitute for  $i_i$  in Equation (2) and solving, we obtain:

$$R_{x} = \frac{v_{x}}{i_{x}} = \frac{1}{\frac{1}{R_{i}} + \frac{1}{R_{o}} - \frac{R_{moc}}{R_{i}R_{o}}} = -2.23 \Omega$$

# Problem 1.45

We have R  $_{\rm i} <<$  R  $_{\rm s}$  and R  $_{\rm o} <<$  R  $_{\rm L}.$  Therefore we have a nearly ideal transresistance amplifier. Then as in Example 1.7, we have

$$R_{\text{moc}} = \frac{V_{\text{o}}}{i_{i}} = \frac{V_{\text{o}}}{V_{i}/R_{i}} = A_{\text{vo}}R_{i} = 10 \times (1 \Omega) = 10 \Omega$$


# Problem 1.46

We have  $R_i >> R_s$  and  $R_o >> R_L$ . Therefore we have a nearly ideal transconductance amplifier. Then as in Example 1.6, we have:

$$G_{\text{msc}} = \frac{i_o}{v_i} = \frac{v_o/R_o}{v_i} = \frac{A_{vo}}{R_o} = \frac{100}{10^6} = 10^{-4} \text{ s}$$

# Problem 1.47

We need R  $_{\rm i}$  >> R  $_{\rm s}$  and R  $_{\rm o}$  >> R  $_{\rm L}.$  Therefore we must have an approximately ideal transconductance amplifier.



For a 1% change in  $i_{\stackrel{}{L}}$  when  $R_{\stackrel{}{S}}$  increases from 1  $k\Omega$  to 2  $k\Omega,$  we must have

$$0.99 \times \frac{R_{i}}{R_{i} + 1000} = \frac{R_{i}}{R_{i} + 2000}$$

Solving we find that  $R_i = 98 \text{ k}\Omega$ .


For a 1% change in  $i_{\rm L}$  when  $R_{\rm L}$  increases from 100  $\Omega$  to 300  $\Omega,$  we must have

$$0.99 \times \frac{R_0}{R_0 + 100} = \frac{R_0}{R_0 + 300}$$

Solving we find that  $R_0 = 19.7 \text{ k}\Omega$ .

# Problem 1.48

We need R<sub>i</sub> < 10  $\Omega$ , R<sub>o</sub> << 10  $k\Omega$  and a transresistance gain of R<sub>moc</sub> = (1 V)/(1 mA) = 1000  $\Omega$ . Therefore we must have an approximately ideal transresistance amplifier.



To achieve approximately ±3% accuracy we will allow ±1% each for load resistance variations, amplifier gain variations, and strip chart recorder gain variations.

Allowing for a 1% increase in  $v_{_{\hbox{\scriptsize O}}}$  as  $R_{_{\hbox{\scriptsize L}}}$  increases from 10  $k\Omega$  to an open circuit, we require


$$\frac{10 \text{ k}\Omega}{R_0 + 10 \text{ k}\Omega} = 0.99$$

Solving we find that  $R_{_{\mbox{\scriptsize O}}}$  = 101  $\Omega$ , therefore we specify an amplifier with

$$R_{\text{moc}} = 1000 \Omega \pm 1\%$$
 $R_{i} < 10 \Omega$ 
 $R_{o} \leq 101 \Omega$ 

# Problem 1.49

We need an amplifier with high input resistance, low output resistance, and a voltage gain of 10. Thus a nearly ideal voltage amplifier is needed. Let us allow for ±1% variations in the output voltage due to changes in source resistance, in amplifier gain, and in load resistance. The equivalent circuit for the system is:



Allowing a 1% change in  $v_{_{\mbox{\scriptsize O}}}$  when  $R_{_{\mbox{\scriptsize S}}}$  changes from 10  $\Omega$  to 10  $k\Omega,$  we require:

0.99 
$$\frac{R_i}{R_i + 10} = \frac{R_i}{R_i + 10^4} \Rightarrow R_i = 9.89 \times 10^5$$


Allowing a 1% change in  $v_{_{\mbox{\scriptsize O}}}$  when  $R_{_{\mbox{\scriptsize S}}}$  changes from 1  $M\Omega$  to 10  $k\Omega,$  we require:

0.99 
$$\frac{10^6}{R_0 + 10^6} = \frac{10^4}{R_0 + 10^4} \Rightarrow R_0 = 102 \Omega$$

Thus we specify an amplifier having A  $_{\rm VO}$  = 10 ± 1%, R  $_{\rm i}$  > 989 kΩ, and R  $_{\rm O}$  < 102  $\Omega.$ 

# Problem 1.50

We need an amplifier with high input resistance, high output resistance, and a gain of  $G_{\rm m}=(1~{\rm mA})/(0.1~{\rm V})=10^{-2}~{\rm S}$ . The sensitivity of the recorder varies by ±1%. Therefore to achieve an overall accuracy of ±3%, let us allow ±0.667% each for variations in  $R_{\rm S}$ ,  $R_{\rm L}$ , and amplifier gain. A nearly ideal transconductance amplifier is needed. The system diagram is:



Allowing for a 0.667% change in i  $_{0}$  when R changes from 10  $\Omega$  to 10  $k\Omega,$  we require:

0.9933 
$$\frac{R_{i}}{R_{i} + 10} = \frac{R_{i}}{R_{i} + 10^{4}} \Rightarrow R_{i} = 1.49 \text{ M}\Omega$$

Allowing for a 0.667% change in i  $_{\text{O}}$  when R changes from 0 to 100  $\Omega,$  we require:

$$0.9933 \frac{R_0}{R_0 + 0} = \frac{R_0}{R_0 + 100} \Rightarrow R_0 = 14.9 \text{ k}\Omega$$

Thus we need an amplifier with  $G_{\rm msc}=10^{-2}~{\rm S}\pm0.667\%,~R_{\dot{1}}>1.49~{\rm M}\Omega,$  and  $R_{\odot}>14.9~{\rm k}\Omega.$ 

# Problem 1.51

Any signal is the summation of sine waves of various frequencies, amplitudes, and phases. The spectrum of a signal is a plot of the amplitudes of these components versus frequency. By knowing the range of frequencies with significant amplitudes, we can specify the required frequency response for an amplifier that can amplify the signal without significant distortion.

# Problem 1.52

See Figure 1.36 in the book.

#### Problem 1.53


For a wideband amplifier the lower half-power frequency is much less than the upper half-power frequency.


For a narrow band amplifier the lower half-power frequency is comparable to the upper half-power frequency. In other words the bandwidth is small compared to the center frequency.

#### Problem 1.54

Various programs can be used. A MATLAB file that will produce the plot for 25 terms (including the constant) is:

The resulting plots are:





# Problem 1.55

The phasor for the input signal is  $V_i = 0.1/30^\circ$ . The output can be written as a cosine function:

$$v_o(t) = 10 \sin(2000\pi t + 15^\circ) = 10 \cos(2000\pi t - 75^\circ)$$

Thus the phasor for the output is  $V_0 = 10 \angle -75^\circ$ . The complex voltage gain is the output phasor divided by the input phasor.

$$A_{V} = \frac{V_{O}}{V_{i}} = \frac{10/-75^{\circ}}{0.10/30^{\circ}} = 100/-105^{\circ}$$

$$A_{vdB} = 20log|A_v| = 20log(100) = 40 dB$$

# Problem 1.56

The input signal has three components: one with a frequency of 0 (dc), one with a frequency of 100 Hz, and one with a frequency of 1000 Hz. From Figure P1.56 we have  $A_{_{\rm V}}(0)=4$ ,

$$A_{V}(100) = 4/-18^{\circ}$$
, and  $A_{V}(1000) = 2/180^{\circ} = -2$ .

For the dc component the output is:

$$v_{odc} = v_{idc} \times A_{v}(0) = 0.5 \times 4 = 2 V$$

For the 100-Hz component the output is

$$v_{ol00} = v_{il00} \times A_{v}(100) = 1/0^{\circ} \times 4/-18^{\circ} = 4/-18^{\circ}$$

Thus

$$v_{0100} = 4\cos(200\pi t - 18^{\circ})$$

Similarly for the 1000-Hz component

$$v_{o1000} = v_{i1000} \times A_{v}(1000) = 1/0^{\circ} \times (-2) = -2$$

Thus

$$v_{o100} = -2\cos(2000\pi t)$$

The output voltage is the sum of its components:


$$v_{o}(t) = 2 + 4\cos(200\pi t - 18^{\circ}) - 2\cos(2000\pi t)$$

#### Problem 1.57

$$\mathbf{v}_{o} = \mathbf{G}_{msc} \mathbf{v}_{s} \times \frac{-\mathbf{j}}{\omega \mathbf{C}}$$

$$A_{V} = \frac{V_{O}}{V_{S}} = -j \frac{G_{mSC}}{\omega C} = -j \frac{10^{-3}}{2\pi f 10^{-8}} = -j \frac{15.9 \times 10^{3}}{f}$$

$$A_{\text{vdB}} = 20\log|A_{\text{v}}| = 20\log\left[\frac{15.9 \times 10^3}{\text{f}}\right] = 84.0 - 20\log(\text{f})$$




# Problem 1.58

We ignore the dc source because the capacitor is an open circuit at dc.

$$A_{V} = \frac{R_{i}}{R_{i} + R_{m} - j/(\omega C)} \times 100 \times \frac{R_{L}}{R_{O} + R_{L}}$$

$$A_{V} = \frac{j\omega R_{i}C}{1 + j\omega (R_{i} + R_{m})C} \times 100 \times \frac{R_{L}}{R_{o} + R_{L}}$$

$$A_{v} = 62.83 \times 10^{-3} \times \frac{jf}{1 + j(f/531)}$$



#### Problem 1.59

A differential amplifier has two inputs, one inverting and the other noninverting. Ideally the output is proportional to the difference between the input voltages.


## Problem 1.60

The common-mode rejection ratio is defined as:

$$CMRR = 20log \frac{|A_d|}{|A_{cm}|}$$

in which  $A_d$  is the gain for the differential component and  $A_{\rm cm}$  is the gain for the common-mode signal.

#### Problem 1.61



Problem 1.62

(a) 
$$v_0 = (G_{m1}v_1 - G_{m2}v_2)R_T$$
 (1)

For a pure differential input signal we have  $v_1 = -v_2 = v_{id}/2$ . Using this to substitute into Equation (1), we have

$$v_{od} = (G_{m1}v_{id}/2 + G_{m2}v_{id}/2)R_{L}$$

and the differential gain is

$$A_d = \frac{v_{od}}{v_{id}} = \frac{1}{2} (G_{m1} + G_{m2}) R_L$$

For a pure common mode input signal we have  $v_1 = v_2 = v_{icm}$ . Using this to substitute into Equation (1), we have

$$v_{ocm} = (G_{m1}v_{icm} - G_{m2}v_{icm})R_L$$

and the common-mode gain is

$$A_{cm} = \frac{v_{ocm}}{v_{icm}} = (G_{m1} - G_{m2})R_{L}$$

(b) 
$$A_{d} = \frac{1}{2} (G_{m1} + G_{m2}) R_{L} = 10$$

$$A_{cm} = \frac{1}{2} (G_{m1} + G_{m2}) R_{L} = 0$$

$$CMRR = 20 \log \frac{|A_{d}|}{|A_{cm}|} = \infty$$

(c) 
$$A_{d} = \frac{1}{2} (G_{m1} + G_{m2}) R_{L} = 9.95$$

$$A_{cm} = \frac{1}{2} (G_{m1} + G_{m2}) R_{L} = 0.1$$

$$CMRR = 20 \log \frac{|A_{d}|}{|A_{cm}|} = 40 \text{ dB}$$

$$v_0 = A_1 v_1 - A_2 v_2$$
 (1)

For a pure differential input signal we have  $v_1 = -v_2 = v_{id}/2$ . Using this to substitute into Equation (1), we have

$$v_{od} = A_1 v_{id}/2 + A_2 v_{id}/2$$

and the differential gain is

$$A_d = \frac{v_{od}}{v_{id}} = \frac{1}{2} (A_1 + A_2)$$

For a pure common-mode input signal, we have  $v_1 = v_2 = v_{icm}$ . Using this to substitute into Equation (1), we have

and the common-mode gain is

$$A_{cm} = \frac{v_{ocm}}{v_{icm}} = A_1 - A_2$$

CMRR = 20log 
$$\frac{|A_d|}{|A_{cm}|}$$
 = 20 log  $\frac{|A_1 + A_2|}{2|A_1 - A_2|}$   
CMRR = 20 log  $\frac{1000 + 999}{2(1000 - 999)}$  = 60 dB

## Problem 1.64

With the input terminals connected together we have a pure common-mode input signal. Thus the common-mode gain is

$$A_{CM} = \frac{v_{OCM}}{v_{icm}} = \frac{20 \text{ mV}}{10 \text{ mV}} = 2$$

CMRR = 20log 
$$\frac{|A_d|}{|A_{cm}|}$$
 = 20 log  $\frac{500}{2}$  = 48 dB

# Problem 1.65

The differential output is

$$V_{od} = A_d V_{id} = A_d \times (20 \text{ mV})$$
 (1)

The common-mode output is

$$V_{\text{ocm}} = A_{\text{cm}} V_{\text{icm}} = A_{\text{cm}} \times (5 \text{ V})$$
 (2)

The common-mode output is required to be 60 dB less than the differential output:

$$60 dB = 20\log \frac{V_{od}}{V_{OC}}$$
 (3)


Using Equations (1) and (2) to substitute into Equation (3), we have

$$60 = 20 \log \frac{A_{d} \times (20 \text{ mV})}{A_{cm} \times (5 \text{ V})}$$

$$= 20\log \frac{|A_{d}|}{|A_{cm}|} + 20 \log \frac{(20 \text{ mV})}{(5 \text{ V})}$$

$$= CMRR - 48$$

$$CMRR = 108 \text{ dB}$$



(a) 
$$i_A = \frac{v_A}{R_A}$$
  $i_B = \frac{v_B}{R_B}$   $i_f = i_A + i_B = \frac{v_A}{R_A} + \frac{v_B}{R_B}$ 

$$v_O = -R_f i_f = -\left[\frac{R_f}{R_A} v_A + \frac{R_f}{R_B} v_B\right]$$


(b) For the vA source:

$$R_{inA} = \frac{v_A}{i_A} = R_A$$

(c) for the v<sub>B</sub> source:

$$R_{inB} = \frac{v_B}{i_B} = R_B$$


(d) Because  $v_0$  is independent of  $R_{\rm L}$ , the output of the amplifier behaves as an ideal voltage source. Thus the output resistance is zero.



$$i_1 = \frac{v_{in}}{R_1} = 5 \text{ mA}$$
  $i_2 = i_1 = 5 \text{ mA}$ 

$$v_0 = -R_2 i_2 = -50 \text{ V} \qquad i_0 = \frac{v_0}{R_L} = -50 \text{ mA}$$


$$i_X = i_0 - i_2 = -55 \text{ mA}$$



$$i_1 = \frac{v_{in}}{R_1} = 5 \text{ mA}$$
  $i_2 = i_1 = 5 \text{ mA}$   $v_3 = R_2 i_2 = 5 \text{ V}$ 

$$i_3 = \frac{v_3}{R_3} = 5 \text{ mA}$$
  $i_4 = i_2 + i_3 = 10 \text{ mA}$ 

$$v_0 = -R_4 i_4 - v_3 = -15 \text{ V}$$



From the circuit we can write:

$$i_1 = \frac{v_1}{R_1}$$
  $i_2 = i_1$   $v_3 = -R_2 i_2$ 

The equations above yield:  $v_3 = -\frac{R_2}{R_1} v_1 = -2v_1$ 


From the circuit we can write:

$$i_3 = \frac{v_3}{R_3}$$
  $i_4 = \frac{v_2}{R_4}$   $i_5 = i_3 + i_4$   $v_0 = -R_5 i_5$ 

The equations above yield:

$$v_0 = -\frac{R_5}{R_4} v_2 + \frac{R_2 R_5}{R_1 R_3} v_1 = 4v_1 - 2v_2$$


# Exercise 2.4



 $v_s = R_2 i_2 + v_{in} = v_{in}$  (because  $i_2 = 0$  by summing constraint)

$$i_1 = \frac{v_{in} - v_s}{R_1} = 0$$
 $i_3 = i_1 = 0$ 
 $v_o = -R_3 i_3 + v_s = 0 + v_{in}$ 

Thus  $v_o = v_{in}$  and  $A_v = v_o/v_{in} = +1$ 
 $R_{in} = v_{in}/i_{in} = \infty$ 



$$i_{3} = i_{1} = \frac{v_{in}}{R_{1}} \qquad v_{o} = -R_{3}i_{3}$$


$$v_{o} = -\frac{R_{3}}{R_{1}} v_{in} \qquad A_{v} = -\frac{R_{3}}{R_{1}} = -1$$

$$R_{in} = \frac{v_{in}}{i_{in}} = \frac{v_{in}}{i_{1} + i_{2}}$$

$$= \frac{v_{in}}{v_{in}/R_{1} + v_{in}/R_{2}}$$

$$= \frac{1}{1/R_{1} + 1/R_{2}}$$

$$= \frac{R_{2}}{R_{2}}$$



$$i_2 = \frac{v_2}{R_1 + R_2}$$

$$v_s = R_2 i_2 = \frac{R_2}{R_1 + R_2} v_2$$

$$i_1 = \frac{v_1 - v_s}{R_1} = i_f$$

$$v_o = -R_2i_f + v_s$$

$$= -R_2 \frac{v_1 - v_s}{R_1} + v_s = -\frac{R_2}{R_1} v_1 + \left[1 + \frac{R_2}{R_1}\right] v_s$$

$$= - \frac{R_2}{R_1} v_1 + \frac{R_1 + R_2}{R_1} \frac{R_2}{R_1 + R_2} v_2$$

$$v_0 = \frac{R_2}{R_1} (v_2 - v_1)$$

$$V_{in} \stackrel{+}{\stackrel{-}{\longrightarrow}} \begin{array}{c} \stackrel{-}{\stackrel{-}{\longrightarrow}} \\ \stackrel{+}{\stackrel{-}{\longrightarrow}} \\ \stackrel{+}{\stackrel{+}{\longrightarrow}} \\ \stackrel{+}{\longrightarrow} \\$$

(a) 
$$v_1 = v_{in}$$
  $i_1 = v_{in}/R_1$   $v_2 = v_1 + R_2 i_1$ 

$$v_2 = v_{in} + \frac{R_2}{R_1} v_{in} = v_{in} \frac{R_1 + R_2}{R_1}$$

$$i_2 = \frac{v_2}{R_1} = v_{in} \frac{R_1 + R_2}{R_1^2}$$

$$i_3 = i_1 + i_2 = v_{in} \frac{1}{R_1} + v_{in} \frac{R_1 + R_2}{R_1^2}$$

$$i_3 = v_{in} \frac{2R_1 + R_2}{R_1^2}$$

$$v_0 = R_2 i_3 + v_2 = v_{in} \frac{R_1^2 + R_2^2 + 3R_1 R_2}{R_1^2}$$

$$A_V = \frac{v_0}{v_{in}} = 1 + 3 \frac{R_2}{R_1} + \left(\frac{R_2}{R_1}\right)^2$$

(b) 
$$A_v = 131$$

(c) 
$$R_{in} = v_{in}/i_{in} = v_{in}/0 = \omega$$

(d)  $v_o$  is independent of  $R_L$ , therefore  $R_o = 0$ .

For a film resistor, we have

$$\frac{L}{W} = \frac{R}{R_{D}} = \frac{6000}{300} = 20$$

If W = 10  $\mu$ m, then we must have L = 200  $\mu$ m and the area is

$$A = LW = 2000 (\mu m)^2$$

# Exercise 2.8


We have three rectangular sections with L/W=5, 4, and 5 respectively. We count the corners as 0.56 square each and the end pads as 0.65 square each. Thus we have

number of squares = 2(0.65) + 2(0.56) + 5 + 4 + 5 = 16.42

Then the resistance is the number of squares times the sheet resistance.

$$R = 16.42 \times R_{_{\square}} = 1642 \Omega$$

### Exercise 2.9



$$i_A = \frac{v_A}{R_A}$$
  $i_B = \frac{v_2}{R_B}$   $i_f = i_A + i_B$ 

$$v_{o} = -R_{f}i_{f} = -\frac{R_{f}}{R_{A}}v_{A} - \frac{R_{f}}{R_{B}}v_{2}$$

$$v_0 = \frac{R_f R_2}{R_A R_1} v_1 - \frac{R_f}{R_B} v_2$$

Use the circuit of Figure 2.11 with  $R_2=3R_1$ . Many resistance values would work. One example is  $R_2=30~k\Omega$  and  $R_1=10~k\Omega$ . The gain of the noninverting amplifier is given by

$$A_{V} = 1 + \frac{R_{2}}{R_{1}}$$

The minimum value of  $A_{_{\mbox{\scriptsize V}}}$  occurs if  $R_{_{\mbox{\scriptsize 2}}}$  is 5% lower than its nominal value and  $R_{_{\mbox{\scriptsize 1}}}$  is 5% higher. Then the gain is

$$A_V = 1 + \frac{0.95 R_2}{1.05 R_1} = 1 + \frac{0.95}{1.05} \times 3 = 3.714$$

which is lower than the nominal value by

$$\frac{4 - 3.714}{4} \times 100\% = 7.14\%$$

Similarly the maximum value of  ${\rm A_v}$  occurs if  ${\rm R_2}$  is 5% higher than its nominal value and  ${\rm R_1}$  is 5% lower. Then the gain is

$$A_V = 1 + \frac{1.05 R_2}{0.95 R_1} = 1 + \frac{1.05}{0.95} \times 3 = 4.316$$

which is higher than the nominal value by

$$\frac{4.316 - 4}{4} \times 100\% = 7.89\%$$

(a) From Equation (2.39) in the text we have:

$$f_{BOL} = \frac{A_{OCL}f_{BCL}}{A_{OOL}} = \frac{10 \times 200 \times 10^3}{10^6} = 2 \text{ Hz}$$

(b) 
$$f_{BCL} = \frac{A_{OOL}f_{BOL}}{A_{OCL}} = \frac{10^6 \times 2}{100} = 20 \text{ kHz}$$

# Exercise 2.12

For  $A_{OOL} = 10^6$  we have

$$A_{OCL} = \frac{A_{OOL}}{1 + \beta A_{OOL}} = \frac{10^6}{1 + 0.01 \times 10^6} = 99.9900$$

For  $A_{OOL} = 0.9 \times 10^6$  we have

$$A_{OCL} = \frac{A_{OOL}}{1 + \beta A_{OOL}} = \frac{0.9 \times 10^6}{1 + 0.01 \times 0.9 \times 10^6} = 99.9889$$

The percentage change in gain is

$$\frac{99.9889 - 99.9900}{99.9900} = -1.1 \times 10^{-3}$$

# Exercise 2.13

For  $A_{OOL} = 10^6$  we have

$$A_{OCL} = \frac{A_{OOL}}{1 + \beta A_{OOL}} = \frac{10^6}{1 + 0.1 \times 10^6} = 9.99990$$

For  $A_{OOL} = 0.9 \times 10^6$  we have

$$A_{OCL} = \frac{A_{OOL}}{1 + \beta A_{OOL}} = \frac{0.9 \times 10^6}{1 + 0.1 \times 0.9 \times 10^6} = 9.99989$$

The percentage change in gain is

$$\frac{9.99989 - 9.99990}{9.99990} = -0.111 \times 10^{-3}$$

# Exercise 2.14

The circuit is shown in Figure 2.29 in the text. The op amp limits at output voltages of  $\pm 12$  V and currents of  $\pm 20$  mA. The gain of the circuit is 4. The output current of the op amp is

$$i_o = \frac{v_o}{R_1 + R_2} + \frac{v_o}{R_L}$$
 (1)

- (a) For a load resistance  $R_L = 1~k\Omega$ , clipping occurs for  $v_0 = 12~V$  (or  $v_S = 3~V$ ) because the current required for a 12-V output is 15 mA which is less than the current limit of the op amp.
- (b) For a load resistance  $R_{\rm L}=200~\Omega$ , clipping occurs for  $i_{\rm O}=20~{\rm mA}$ . Using Equation (1), we find that this corresponds to an output voltage of  $v_{\rm O}=3.81~{\rm V}$  or an input voltage of 0.952 V.

## Exercise 2.15

(a) 
$$f_{FP} = \frac{SR}{2\pi V_{OMax}} = \frac{5 \times 10^6}{2\pi (4)} = 199 \text{ kHz}$$

- (b) Clipping occurs when the output voltage limit occurs which is  $\pm 4$  V.
- (c) The output current is given by


$$i_0 = \frac{v_0}{R_1 + R_2} + \frac{v_0}{R_L}$$

Substituting  $i_0$  = 10 mA and the resistor values, we find  $v_{omax}$  = 0.9995 V.

(d) In this case the slew rate is the limitation.


$$V_{\text{omax}} = \frac{SR}{2\pi f} = \frac{5 \times 10^6}{2\pi 10^6} = 0.796 \text{ V}$$

(e) The output is limited by the slew rate and is a triangular waveform. Its peak-to-peak amplitude is  $V_{p-p} = SR \times T/2$  where T = 1  $\mu s$  is the period of the waveform. Thus  $V_{peak} = V_{p-p}/2 = 1.25$  V.




# Exercise 2.16

(a)



$$i_{in} = \frac{v_{in}}{R_1}$$
  $v_o = -R_2 i_{in} = -\frac{R_2}{R_1} v_{in}$   $A_v = \frac{v_o}{v_{in}} = -\frac{R_2}{R_1}$ 




The current equation at the inverting input is:

$$\frac{v_{x}}{R_{1}} + I_{B} + \frac{v_{x} - v_{o}}{R_{2}} = 0$$
 (1)

Note that  $v_y = -RI_B$ . By the summing-point constraint we have  $v_x = v_y = -RI_B$ . Substituting for  $v_x$  in Equation (1) we have

$$\frac{-RI_{B}}{R_{1}} + I_{B} + \frac{-RI_{B} - v_{O}}{R_{2}} = 0$$


Then substituting R =  $\frac{R_1R_2}{R_1 + R_2}$  and solving for  $v_0$ , we find  $v_0 = 0$ .



The voltage across R is zero. For the input  $V_{\mbox{off}}$  the circuit acts as the standard noninverting amplifier. Thus

$$V_{o,voff} = \left(1 + \frac{R_2}{R_1}\right) V_{off} = 11V_{off}$$

Thus Vo,off ranges from -33 mV to +33 mV.



We have  $v_y = RI_{off}/2$ . Also because of the summing--point constraint we have  $v_y = v_x$ . Writing a current equation at the inverting input we have:


$$\frac{v_x}{R_1} + \frac{I_{off}}{2} + \frac{v_x - V_{o,ioff}}{R_2} = 0$$

Substituting  $v_x = RI_{off}/2$  as well as  $R = \frac{R_1R_2}{R_1 + R_2}$ , and solving we find:

$$V_{o,ioff} = -R_2I_{off} = (100 \text{ k}\Omega) \times (\pm 40 \text{ nA}) = \pm 4 \text{ mV}$$


Thus Vo, ioff ranges from -4 mV to + 4 mV.

(e) By superposition, the output ranges from -37 mV to +37 mV.



Because of the summing-point constraint, the voltage across  ${\tt R}$  is zero. Thus  ${\tt R}$  does not affect the gain.

$$v_{in} = v_1 = v_0 \frac{R_1}{R_1 + R_2} \Rightarrow A_v = \frac{v_0}{v_{in}} = 1 + \frac{R_2}{R_1}$$




Note: With  $v_0 = 0$ ,  $R_2$  appears to be in parallel with  $R_1$ .

$$v_{x} = -RI_{B} = v_{y} = -I_{B} \frac{R_{1}R_{2}}{R_{1} + R_{2}}$$

Thus we want  $R = R_1 | |R_2| = \frac{R_1 R_2}{R_1 + R_2}$ 

## Exercise 2.18

The equivalent circuit is:



 $R_{B}$  and  $C_{B}$  act as a voltage divider and we have:

$$\mathbf{v}_{x} = \mathbf{v}_{i} \times \frac{1/(j2\pi fc_{B})}{R_{B} + 1/(j2\pi fc_{B})} = \frac{\mathbf{v}_{i}}{1 + j2\pi fR_{B}c_{B}} = \frac{\mathbf{v}_{i}}{1 + j(f/f_{BOL})}$$

With an open-circuit load the output voltage is

$$v_{o} = A_{OOL}v_{x} = \frac{A_{OOL}v_{i}}{1 + j(f/f_{BOL})}$$

Thus the transfer function for the circuit is

$$\frac{\mathbf{v_o}}{\mathbf{v_i}} = \frac{\mathbf{A_{00L}}}{1 + \mathbf{j(f/f_{BOL})}}$$

## Exercise 2.19

See the solution of Exercise 2.18 for the circuit diagram in which we must have  $R_{in}$  = 10 M $\Omega$  and  $R_{o}$  = 100  $\Omega$ . For an open-circuit dc voltage gain of 90 dB we have:

90 = 
$$20\log A_{0OL}$$
  $\Rightarrow$   $A_{0OL} = 10^{90/20} = 31.6 \times 10^3$ 


$$f_{0OL} = \frac{Gain-Bandwidth}{A_{0OL}} = \frac{15 \times 10^6}{31.6 \times 10^3} = 474.7 \text{ Hz}$$

$$c_B = \frac{1}{2\pi R_B f_{0OL}} = \frac{1}{2\pi (1000)474.7} = 0.3353 \mu F$$

The circuit file can be downloaded from the website for the text.

- (a) From the SPICE results we find that  $A_{\rm OCL} = 1$ ,  $f_{\rm BCL} = 4$  MHz, and gain--bandwidth = 4 MHz.
- (b)  $|A_{\rm OCL}|=1$ ,  $f_{\rm BCL}=2$  MHz, and gain--bandwidth = 2 MHz. Notice that the noninverting circuit performs best with respect to gain--bandwidth product.

#### Exercise 2.21




$$v_y = v_{in} \frac{RT}{R(1-T) + RT} = v_{in}T$$

 $v_x = v_y$  (summing-point constraint)

$$i_{x} = \frac{v_{in} - v_{x}}{R} = \frac{v_{in}}{R}$$
 (1-T)


$$v_0 = -Ri_x + v_x = -v_{in}(1-T) + v_{in}T = v_{in}(2T - 1)$$

$$A_v = v_o/v_{in} = 2T -1$$



Because  $i_0$  is independent of the load, we conclude that  $R_0 = \infty$ .

# Exercise 2.23



$$v_x = v_y = v_{in} - R_{1in}$$

$$R_4 i_{in} + R_3 i_3 = 0 \qquad \Rightarrow \qquad i_3 = -\frac{R_4}{R_3} i_{in}$$

$$i_0 = i_3 - i_2 = -\frac{R_4}{R_3} i_{in} - \frac{v_y}{R_2} = -\frac{R_4}{R_3} i_{in} - \frac{v_{in} - R_1 i_{in}}{R_2}$$

Now if we have  $R_4/R_3 = R_1/R_2$ 

$$i_0 = -\frac{v_{in}}{R_2}$$

# Exercise 2.24

(a) 
$$v_{o}(t) = -\frac{1}{RC} \int_{0}^{t} v_{in}(t) dt = -1000 \int_{0}^{t} v_{in}(t) dt$$

$$v_{o}(t) = -1000 \int_{0}^{t} 5 dt = -5000 t \qquad 0 < t < 1 ms$$

$$= -1000 \int_{0}^{t} 5 dt - 1000 \int_{10^{-3}}^{t} (-5) dt \qquad 1 ms < t < 3 ms$$

$$= -10 + 5000 t \qquad 1 ms < t < 3 ms$$
etc.

The resulting waveform is shown in Figure 2.62 in the text.


(b) 
$$v_0(t) = -\frac{1}{RC} \int_{0}^{t} v_{in}(t) dt$$

Notice that a peak-to-peak amplitude of 2 V implies a peak amplitude of 1 V. The negative peak amplitude occurs at t = 1 ms so we have:

$$V_{\text{peak}} = -1 = -\frac{1}{10^4 \text{C}} \int_{0}^{10^{-3}} 5 \text{ dt}$$

$$10^4 \text{C} = 5 \times 10^{-3}$$

$$C = 0.5 \ \mu\text{F}$$




$$i_{R} = 0/R = 0$$

$$v_{O} = \frac{1}{C} \int_{0}^{L} i_{C} dt = \frac{1}{C} \int_{0}^{L} I_{B} dt = \frac{I_{B}}{C} t$$

(a) 
$$v_0(t) = \frac{100 \times 10^{-9}}{10^{-8}} = 10t$$

(b) 
$$v_0(t) = \frac{100 \times 10^{-9}}{10^{-6}} = 0.1t$$

# Exercise 2.26




$$v_y = v_x = -RI_B = -1 \text{ mV}$$
  $i_R = -v_y/R = I_B$ 

$$i_C = I_B - i_R = 0$$

$$v_O = v_V = -1 \text{ mV}$$

$$v_{c} = \frac{1}{C} \int_{0}^{t} i_{C} dt = \frac{1}{C} \int_{0}^{t} 0 dt = 0$$



$$i_{in} = c \frac{dv_{in}}{dt}$$
  $v_{o} = -Ri_{in} = -Rc \frac{dv_{in}}{dt}$ 

# Problem 2.1

Differential input voltage:  $v_{id} = v_1 - v_2$ 

Common-mode input voltage:  $v_{icm} = \frac{1}{2} (v_1 + v_2)$ 

# Problem 2.2

 $v_{id} = v_1 - v_2 = 0.2\cos(20\pi t)$ 

 $v_{icm} = \frac{1}{2} (v_1 + v_2) = 20\sin(120\pi t)$ 

# Problem 2.3

An ideal operational amplifier has the following characteristics:

- Infinite input impedance.
- Infinite open-loop gain A<sub>OL</sub> for the differential signal.
- Zero gain for the common-mode signal.
- Zero output impedance.
- Infinite bandwidth.

## Problem 2.4

Three pins are needed for each op amp: two input pins and an output pin. Thus we can have four op amps in a 14-pin package allowing two pins for power-supply connections common to all four op amps.

#### Problem 2.5

The summing-point constraint states that if negative feedback is present the op amp output will assume the value required to zero the differential input voltage and input currents. If positive feedback is present the summing-point constraint does not apply.

#### Problem 2.6

The steps in analyzing linear op-amp circuits are:

- Verify that negative feedback is present. Usually this takes the form of a resistor network connected to the output terminal and to the inverting input terminal.
- Assume that the differential input voltage and the input current of the op amp are forced to zero. (This is the summingpoint constraint.)
- Apply standard circuit analysis principles, such as Kirchhoff's laws and Ohm's law, to solve for the quantities of interest.

## Problem 2.7


In a shower we use negative feedback to adjust water temperature. If it is too hot we increase the cold-water flow or reduce the hot-water flow. We adjust until the difference between actual temperature and desired temperature is driven to zero.


In driving an automobile on a two-lane highway in the United States we adjust the position of our vehicle to remain centered in the right-hand lane. If we are too close to the edge of the highway we steer toward the center, if we are too close to the center we steer to the right.


#### Problem 2.8


Positive feedback is a problem when we have a fire in a building. When a fire first starts heat is created which vaporizes additional fuel increasing the size of the fire. Usually positive feedback is self limiting. In the case of a building fire, the fire dies out when the building is totally consumed.


When our children behave well we give them positive feedback encouraging them to continue their good behavior.















Notice that  $A_V = -R_2/R_1 = -10$ . For  $v_0 = 12$  V, we have  $v_{\rm in} = v_0/A_V = 12/(-10) = -1.2$  V and  $v_{\rm x} = v_0/(-A_{\rm OL}) = 12/(-10^4) = -1.2$  mV. Thus  $v_{\rm x}$  is 1000 times less than  $v_{\rm in}$ , and  $v_{\rm x}$  can be assumed to be zero with sufficient accuracy for most applications. Thus we are justified in using the summing-point constraint for this circuit.

## Problem 2.12



$$I_{in} = \frac{v_{in} - A_v v_{in}}{Z_f}$$
  $\Rightarrow$   $Z_{in} = \frac{v_{in}}{I_{in}} = \frac{Z_f}{1 - A_v}$ 

(b) 
$$Z_{in} = \frac{Z_f}{1 - A_v} = \frac{10^4}{1 - (-10^5)} \approx 0.10 \Omega$$

The input impedance is very low. If an impedance were placed in series with  $v_{\rm in}$  (as in an inverter) the input voltage to the op amp would be driven to zero as the op amp open-loop gain approaches infinity (just as we assume when we use the summing-point constraint).

(c) 
$$Z_{in} = \frac{Z_f}{1 - A_V} = \frac{10^4}{1 - 2} = -10 \text{ k}\Omega$$

The input impedance is a negative resistance. This is a positive feedback situation.

(d) 
$$z_{in} = \frac{z_{f}}{1 - A_{V}} = \frac{\frac{1}{j\omega C}}{1 - (-100)} = \frac{1}{j\omega(99C)}$$

The input impedance is that of a 99-pF capacitance. This situation often occurs in amplifiers because of device capacitances and is a significant problem when extended high-frequency response is needed.

## Problem 2.13

The equivalent circuit is:

$$V_{in} \stackrel{f}{=} V_{x}$$

$$V_{in} \stackrel{f}{=} V_{x}$$

$$\mathbf{v}_{in} = (\mathbf{R}_1 + \mathbf{R}_2)\mathbf{I}_{in} - \mathbf{A}_{oL}\mathbf{v}_{x} \tag{1}$$

$$\mathbf{v}_{\mathbf{x}} = \mathbf{v}_{\mathbf{in}} - \mathbf{R}_{\mathbf{1}} \mathbf{I}_{\mathbf{in}} \tag{2}$$

Using Equation (2) to substitute for  $\mathbf{V}_{\mathbf{X}}$  in Equation (1) and solving for the input impedance, we find

$$z_{in} = \frac{v_{in}}{I_{in}} = R_1 + \frac{R_2}{1 + A_{OL}}$$

Evaluating for  $R_1 = 1 k\Omega$ ,  $R_2 = 10 k\Omega$ , and  $A_{OL} = 10^4$ , we find

$$Z_{in} = 1001 \Omega$$


The input impedance assuming infinite AoL is

$$z_{in} = R_1 = 1000 \Omega$$

The percentage difference between the two answers is 0.1%

### Problem 2.14

Starting from the input and working toward the output we can determine the voltages and currents shown below:



Eventually we determine that  $v_0 = 8v_{in}$  so we have a closed loop voltage gain of 8.

The circuit diagram for the inverting amplifier is shown in Figure 2.5 in the text. The gain of an inverting amplifier is  $A_V = -R_2/R_1$ . The largest gain magnitude occurs if  $R_2$  is 1% high and  $R_1$  is 1% low in which case we have


$$A_{V} = -\frac{1.01R_{2nom}}{0.99R_{1nom}} = 1.020 A_{vnom}$$

in which  $\rm R_{1nom}$  is the nominal value of  $\rm R_1,\ R_{2nom}$  is the nominal value of  $\rm R_2$  and  $\rm A_{vnom}$  is the nominal gain.

Similarly, for the opposite extreme we obtain  $A_{\rm v} = 0.980 A_{\rm vnom}$ . Thus the tolerance of the closed-loop gain is ±2%.

### Problem 2.16

The equivalent circuit is:



$$\frac{v_{x} - v_{in}}{R_{1}} + \frac{v_{x} - v_{o}}{R_{2}} = 0 {1}$$


$$v_{o} = -A_{OL}v_{X}$$
 (2)

Solving Equation (2) for  $v_{\chi}$ , substituting into Equation (1), and applying algebra yields

$$A_{V} = \frac{-R_{2}A_{OL}}{R_{2} + R_{1} + A_{OL}R_{1}}$$

For  $R_1$  = 1 k $\Omega$ ,  $R_2$  = 10 k $\Omega$  and  $A_{OL}$  = 10<sup>4</sup> we obtain  $A_V$  -9.989. For  $A_{OL}$  = 10<sup>5</sup>, we obtain  $A_V$  = -9.998. As  $A_{OL}$  approaches infinity,  $A_V$  approaches - $R_2/R_1$  = 10.

### Problem 2.17




Kirchhoff's current law may not seem to be satisfied for the opamp terminals if we do not consider the power-supply terminals. However if we considered the power-supply currents, the equation


$$I_{+} + 11 mA = I_{-}$$

would be satisfied. Not enough information is given in the problem to determine the power-supply currents.

### Problem 2.18




$$v_{o1} = v_3$$
  $i_{in} = \frac{v_{in}}{R}$   $i_4 = i_3 = v_{o1}/R$ 




$$A_V = 1 + R_2/R_1$$
  $R_{in} = \omega$   $R_0 = 0$ 

# Problem 2.20



# Problem 2.21

The voltage follower has a very large input impedance (ideally infinite) and a very low output impedance (ideally 0). If the source impedance is much larger than the load impedance and the load is connected directly to the source, the load voltage is much less than the open-circuit source voltage. By using the voltage follower, the load voltage can be nearly equal to the open-circuit source voltage.



$$\frac{v_1 - v_A}{R_A} + \frac{v_1 - v_B}{R_B} = 0 \qquad \Rightarrow \qquad v_1 = \frac{v_A R_B + v_B R_A}{R_A + R_B}$$


$$v_0 = v_1 + R_2 \frac{v_1}{R_1} = \frac{R_1 + R_2}{R_1} v_1$$


$$v_o = \frac{R_1 + R_2}{R_1} \times \frac{v_A R_B + v_B R_A}{R_A + R_B}$$

$$v_o = A_A v_A + A_B v_B$$

where 
$$A_A = \frac{R_1 + R_2}{R_1} \times \frac{R_B}{R_A + R_B}$$


and 
$$A_B = \frac{R_1 + R_2}{R_1} \times \frac{R_A}{R_A + R_B}$$





$$v_1 = 0 + Ri_0 + 0 + v_2 \Rightarrow i_0 = \frac{v_1 - v_2}{R}$$

Because  $i_0$  is independent of the load we conclude that the output impedance is infinite.



Loop 1:  $v_{in} = Ri_{in} + 0 + Ri_{in}$ 

Loop 2:  $Ri_{in} + R_{fi_0} + Ri_{in} = 0$ 

Solving:  $i_o = -v_{in}/R_f$ 

Because  $i_0$  is independent of the load, we conclude that the output impedance is infinite.

(a) 
$$A_{V} = \frac{V_{O}}{V_{in}} = -\frac{R_{2}}{R_{1}}$$
  $P_{in} = \frac{V_{S}^{2}}{R_{1}}$   $P_{O} = \frac{V_{O}^{2}}{R_{L}} = \frac{R_{2}^{2}V_{S}^{2}}{R_{1}^{2}R_{L}}$   $G = \frac{P_{O}}{P_{in}} = -\frac{R_{2}^{2}}{R_{1}^{2}R_{L}}$ 


(b)  $P_{in} = 0$  because  $I_{in} = 0$ . Therefore  $G = P_{o}/P_{in} = \infty$ . Thus the noninverting amplifier has the higher power gain.

## Problem 2.25

(a) 
$$v_o = -R_{fin}$$

- (b) Because  $\mathbf{v}_{o}$  is independent of  $\mathbf{R}_{L}$ , the output behaves as an ideal voltage source and the output resistance is zero.
- (c) The input voltage is zero because of the summing-point constraint. Therefore  $R_{in} = 0$ .
- (d) This is an ideal transresistance amplifier.

## Problem 2.26



Because  $A_V = -R_2/R_1$ , we select the nominal resistances such that  $R_{2\text{nom}} = 2R_{1\text{nom}}$ . Given 5%-tolerances we have

$$R_{1min} = 0.95R_{1nom}$$
  $R_{1max} = 1.05R_{1nom}$   
 $R_{2min} = 0.95R_{2nom}$   $R_{2max} = 1.05R_{2nom}$ 

Then the minimum gain magnitude is


$$|A_{V}|_{\min} = \frac{R_{2\min}}{R_{1\max}} = \frac{0.95R_{2nom}}{1.05R_{1nom}} = 1.81$$

Similarly

$$|A_V|_{max} = \frac{R_{2max}}{R_{1min}} = \frac{1.05R_{2nom}}{0.95R_{1nom}} = 2.21$$

The tolerances of the gain magnitude are -9.5% and +10.5%.

## Problem 2.27



Because  $A_v = 1 + R_2/R_1$ , we select the nominal resistances such that  $R_{2\text{nom}} = R_{1\text{nom}}$ . Given 5%-tolerances we have

$$R_{1min} = 0.95R_{1nom}$$
  $R_{1max} = 1.05R_{1nom}$   
 $R_{2min} = 0.95R_{2nom}$   $R_{2max} = 1.05R_{2nom}$ 

Then the maximum gain magnitude is


$$|A_{V}|_{\min} = 1 + \frac{R_{2\min}}{R_{1\max}} = 1 + \frac{0.95R_{2nom}}{1.05R_{1nom}} = 1.905$$

Similarly


$$|A_{V}|_{\text{max}} = 1 + \frac{R_{2\text{max}}}{R_{1\text{min}}} = 1 + \frac{1.05R_{2\text{nom}}}{0.95R_{1\text{nom}}} = 2.105$$

The tolerances of the gain magnitude are -4.75% and +5.25%.


(a) This circuit has negative feedback. For an ideal op amp we have  $v_0(t) = v_{in}(t)$ .




(b) This circuit has positive feedback. The summing-point constraint does not apply. Instead either  $v_0 = +5$  V or  $v_0 = -5$  V.




Notice that  $v = v_0 - v_{in}$ . If v > 0,  $v_0 = +5$  V. On the other hand if v < 0,  $v_0 = -5$  V.



(a) This circuit has negative feedback. For an ideal op amp we have  $v_0(t) = -v_{in}(t)$ .






This circuit has positive feedback and the summing-point constraint does not apply. Writing a current equation at the noninverting input of the op amp yields

$$\frac{v - v_{in}}{R} + \frac{v - v_{o}}{R} = 0 \quad \Rightarrow \quad v = \frac{v_{o} + v_{in}}{2}$$

If v > 0 then  $v_0 = +5$  V. On the other hand if v < 0,  $v_0 = -5$ .



The sheet resistances of the various layers are commonly optimized for purposes, such as the base regions of BJTs, other than fabricating resistors. Adding more steps to the process to create layers optimized for resistors would reduce yield and increase cost.

### Problem 2.31

Very small resistances imply large currents and high power dissipation. Very large resistances are subject to stray coupling of undesired signals. Furthermore, resistances of either extreme are likely to require excessive chip area because  $R = R_{\square} L/W$  and we need to have  $L \cong W$  for minimum area.


### Problem 2.32

Doubling the thickness of the layer creates a second identical resistor above or below the original resistor. The resistors are electrically in parallel. Thus the resistance is reduced by a factor of 2. If we double the thickness of a 200- $\Omega$  layer, the sheet resistance R is reduced to 100  $\Omega$ .

## Problem 2.33

We should choose the width of the conductors to be W = 10  $\mu m$  to minimize the area consumed. For a resistor composed of a single straight conductor, we would have L = WR/R = 10(10^4/200) = 500  $\mu m$ . Including the guard strips the area consumed is (20  $\mu m$ )  $\times$  L = 10  $^4$   $\mu m^2$ .

Because we want the resistor to occupy an approximately square area, we need W $_R=L_R\cong\sqrt{A}=100~\mu m$ . Thus, we need W $_R/(20~\mu m)=5$  or 6 conductors. We propose the layout composed of 5 conductors:




For this layout, the resistance is the sum of:

Thus we need 10  $^4$   $\Omega$  = 100L $_R$  - 844 which yields L $_R$  = 108.4  $\mu m$ 

Problem 2.34

Here is one solution:



$$R_{in} = R_1 = 10 \text{ k}\Omega$$
  $R_2 = 20 \text{ k}\Omega$   $R_3 = 180 \text{ k}\Omega$ 

A simple answer is the standard inverter shown in Figure 2.5 in the text with  $R_1$  = 1  $k\Omega$  and  $R_2$  = 100  $k\Omega$  for a total resistance of 101  $k\Omega$ .

A better answer is the circuit shown in Figure 2.6 in the text with  $R_1=R_3=1$  k $\Omega$  and  $R_2=R_4=9.05$  k $\Omega$  for a total resistance of 20.1 k $\Omega$ . (See the analysis of this circuit in Example 2.1 in the text.)

Very likely still better answers exist.


### Problem 2.36


A good answer is to cascade two noninverting amplifiers like the one shown in Figure 2.11 in the text. Each amplifier should have  $R_1$  = 1  $k\Omega$  and  $R_2$  = 9  $k\Omega$ . The total resistance is 20  $k\Omega$  and two op amps are used. The total area consumed is that of 4 op amps. (We assume that area is proportional to resistance.)

Another good answer is the circuit of Figure 2.15 analyzed in Exercise 2.6 with R $_1$  = 1 k $\Omega$  and R $_2$  = 8.56 k $\Omega$  for a total area equal to nearly 3 op amps.


## Problem 2.37

Here are two answers:






Two possibilities are to place unity-gain voltage followers between the sources and the inputs of the circuits designed for Problem 2.37. A better answer that uses fewer op amps is:



Problem 2.39

Here is one answer:



Op amp imperfections in the linear range of operation include:

- finite input impedance
- m nonzero output impedance
- finite open-loop gain
- finite bandwidth
- nonzero common-mode gain

### Problem 2.41

For the noninverting amplifier with a given op amp, the product of dc gain and closed-loop bandwidth is constant as the dc gain is changed.

### Problem 2.42

(a) Refer to Figure P2.42 in the text.

$$v_{s} = R_{in}i_{s} + R_{o}i_{s} + A_{OL}(R_{in}i_{s})$$

$$v_{o} = R_{o}i_{s} + A_{OL}(R_{in}i_{s})$$

$$A_{vs} = \frac{v_{o}}{v_{s}} = \frac{R_{o} + A_{OL}R_{in}}{R_{in} + R_{o} + A_{OL}R_{in}}$$

$$A_{vs} = \frac{25 + 10^{5} \times 10^{6}}{10^{6} + 25 + 10^{5} \times 10^{6}} = 0.99999$$

The gain would be 1.00000 for an ideal op amp.

(b) 
$$Z_{in} = \frac{v_s}{i_s} = R_{in} + R_o + A_{OL}R_{in} = 10^{11} \Omega$$

In comparison, we would have  $Z_{in} = \infty$  for an ideal op amp.

$$\begin{array}{c} \mathcal{V}_{i} = 0 \\ \mathcal{V}_{i} = 0 \\ \end{array} \qquad \begin{array}{c} \mathcal{V}_{i} \\ \end{array} \qquad \begin{array}{c} \mathcal{R}_{i} \\ \end{array} \qquad \begin{array}{c}$$

$$v_i = -v_x$$
  $i_x = \frac{v_x}{R_{in}} + \frac{v_x - A_{OL}v_i}{R_O}$   $Z_O = \frac{v_x}{i_x} = \frac{1}{\frac{1}{R_{in}} + \frac{1 + A_{OL}}{R_O}}$ 

Evaluating we find  $Z_0 = 2.5 \times 10^{-4} \Omega$  compared to  $Z_0 = 0$  for an ideal op amp.

## Problem 2.43

(a) Refer to Figure P2.43 in the text. Writing current equations at the input terminal of the op amp and at the output terminal we have:

$$\frac{v_s + v_i}{R_1} + \frac{v_o + v_i}{R_2} + \frac{v_i}{R_{in}} = 0$$
 (1)

$$\frac{v_{o} + v_{i}}{R_{2}} + \frac{v_{o} - A_{OL}v_{i}}{R_{O}} = 0$$
 (2)

Now we solve Equation (1) for  $v_i$ , substitute into Equation (2), and use algebra to obtain:

$$A_{vs} = \frac{v_{o}}{v_{s}} = \frac{-R_{2}}{R_{1} \left[ 1 + \left[ \frac{1}{R_{1}} + \frac{1}{R_{2}} + \frac{1}{R_{in}} \right] \frac{R_{o}R_{2} + R_{2}^{2}}{A_{oL}R_{2} - R_{o}} \right]}$$

Evaluating we find  $A_{VS} = -9.9989$  compared to  $A_{VS} = -10$  for an ideal op amp.

(b) From the circuit we can write:

$$v_s = R_1 i_s - v_i \tag{3}$$

$$v_i + (R_1 + R_0) \left[ \frac{v_i}{R_{in}} + i_s \right] + A_{OL} v_i = 0$$
 (4)

Now we solve Equation (3) for  $v_i$ , substitute into Equation (4), and use algebra to obtain:

$$z_{in} = \frac{v_s}{i_s} = R_1 + \frac{R_2 + R_o}{1 + A_{oL} + \frac{R_2 + R_o}{R_{in}}}$$

Evaluating we find Z  $_{\mbox{in}}$  = 1.0001  $k\Omega$  compared to Z  $_{\mbox{in}}$  = 1.0000  $k\Omega$  for an ideal op amp.

$$v_{i} = \frac{R_{in}^{||R_{1}}}{R_{2} + R_{in}^{||R_{1}}} v_{x}$$

$$v_{i} = \frac{V_{x}}{R_{2} + R_{in}^{||R_{1}}} v_{x}$$

$$i_{x} = \frac{v_{x}}{R_{2} + R_{in}^{||R_{1}}} + \frac{v_{x} - A_{0L}v_{i}}{R_{0}}$$

$$z_{o} = \frac{v_{x}}{i_{x}} = \frac{1}{R_{2} + R_{in}^{||R_{1}}} + \frac{1}{R_{0}} \left[1 + \frac{A_{0L}(R_{in}^{||R_{1}})}{R_{2} + R_{in}^{||R_{1}}}\right]$$

Evaluating we find  $\mathbf{Z}_{_{\mbox{O}}}$  = 2.75 m $\Omega$  compared to  $\mathbf{Z}_{_{\mbox{O}}}$  = 0 for an ideal op amp.

# Problem 2.44


Equation 2.39 states:

Solving for f BCL we have

$$f_{BCL} = \frac{f_t}{A_{OCL}}$$

For  $A_{OCL}$  = 10 we find  $f_{BCL}$  = 1.5 MHz. For  $A_{OCL}$  = 100, we have  $f_{BCL}$  = 150 kHz.

# Problem 2.45




$$A_{OL}(f) = \frac{A_{OOL}}{1 + j(f/f_{BOL})} = \frac{2 \times 10^5}{1 + j(f/5)}$$

Evaluating we find:

Frequency	AOL	Phase
100	9988	-87.14°
1 kHz	1000	-89.71°
1 MHz	1	-90.00°


# Problem 2.47

#### Alternative 1:



The half-power bandwidth is  $f_{BCL} = f_t/A_{OCL} = 10^6/100 = 10 \text{ kHz}$ 

Alternative 2:



For each stage we have  $f_{BCL} = f_t/A_{OCL} = 10^6/10 = 100 \text{ kHz}$ 

$$A_{CL}(f) = \frac{A_{OCL}}{1 + j(f/f_{BCL})} = \frac{10}{1 + j(f/10^5)}$$

The overall gain is


$$A(f) = \left[ \frac{10}{1 + j(f/10^5)} \right]^2$$

At the half-power frequency  $f_H$  we have:

$$\frac{100}{\sqrt{2}} = \frac{100}{1 + (f_{\rm H}/10^5)^2}$$

Solving we find  $f_{\rm H}$  = 64.4 kHz compared with 10 kHz for the single stage amplifier.

### Problem 2.48



Problem 2.49


The slew-rate limitation is the maximum rate at which the op-amp output can increase or decrease.

Full-power bandwidth is the maximum frequency for which a full-amplitude sine wave output does not experience slew-rate limiting.

(a) 
$$f_{FP} = \frac{SR}{2\pi V_{OM}} = \frac{10^7}{2\pi 10}$$
  
= 159 kHz

- (b) 10 V (Amplitude limitation of the op amp.)
- (c)  $V_{\rm om} = 20$  mA  $\times$  100  $\Omega = 2$  V (Limited by current capability of the op amp.)


(d) 
$$V_{cm} = \frac{SR}{2\pi f} = \frac{10^7}{2\pi 10^6} = 1.59 \text{ V}$$



Peak-to-peak amplitude = 0.5 µs x 107 1/s

## Problem 2.51

SR = 
$$2\pi f V_{om}$$
  
=  $2\pi 10^5 \times 5$   
=  $3.14 \times 10^6 = 3.14 \text{ V/}\mu\text{s}$ 



$$SR = \frac{4 \text{ V}}{0.5 \text{ } \mu \text{s}} = 8 \text{ V}/\mu \text{s}$$


## Problem 2.53

$$f_{OCL} = \frac{f_t}{A_{OCL}} = \frac{5 \times 10^6}{100} = 50 \text{ kHz}$$

$$A_{CL}(s) = \frac{A_{OCL}}{1 + s/(2\pi f_{BCL})} = \frac{100}{\frac{s}{10^5 \pi} + 1}$$

$$V_o(s) = A_{CL}(s)V_{in}(s) = \frac{100}{\frac{s}{10^5\pi} + 1} \times \frac{V_m}{s}$$

$$v_o(t) = 100V_m - 100V_m exp(-\pi 10^5 t)$$



$$\frac{dv_o(t)}{dt} = 100V_m(\pi 10^5) \exp(-\pi 10^5 t)$$

$$\left| \frac{dv_o(t)}{dt} \right|_{max} = \pi 10^7 V_m \quad (at t = 0)$$

$$\pi 10^7 V_m = SR = 10^6 \quad \Rightarrow \quad V_m = 31.8 \text{ mV}$$

The circuit shown in Figure P2.54 is an inverting amplifier with a closed loop dc gain of -10.

(a) 
$$f_{FP} = \frac{SR}{2\pi V_{OM}} = \frac{10^6}{2\pi 10} = 15.9 \text{ kHz}$$

(b) Notice that the output of the op amp must supply current to  $\rm R^{}_2$  as well as to  $\rm R^{}_L$  . Thus we have:

$$V_{om} = (25 \text{ mA}) \times R_{L} | | R_{2} = 2.498 \text{ V}$$

(c)  $V_{om} = 10 \text{ V}$  (limited by maximum range of output voltage)

(d) 
$$V_{om} = \frac{SR}{2\pi f} = \frac{10^6}{2\pi 10^5} = 1.59 \text{ V}$$
 (limited by slew rate)


## Problem 2.55

(a) Refer to the circuit shown in Figure P2.55 in the text. Notice that the upper op amp is configured as a noninverting amplifier with a gain of 2. The lower op amp is configured as an inverting amplifier with a gain of -2. Thus we have

$$v_2(t) = -2v_s(t)$$
  
 $v_1(t) = 2v_s(t)$ 

$$v_{o}(t) = v_{1}(t) - v_{2}(t) = 4v_{s}(t)$$
  $\Rightarrow$   $A_{vs} = \frac{v_{o}}{v_{s}} = 4$ 

(b)



(c) vo(t) is clipped when it reaches amplitudes of ±28 V.

Problem 2.56

See Figure 2.33 in the text.

Problem 2.57

Lower bias and offset currents are the main advantages of a FET-input op amp compared to a BJT-input op amp.

Problem 2.58

Following the approach of Example 2.10 in the text, we obtain:

Offset voltage:  $V_0 = (1 + R_2/R_1) \times (\pm 4 \text{ mV})$ 

 $= \pm 44 \text{ mV}$ 

Bias current:  $V_0 = R_2 I_B = 20 \text{ mV}$ 

Offset current:  $V_0 = R_2 I_{off}/2 = \pm 2.5 \text{ mV}$ 

Total: V ranges from -26.5 mV to +66.5 mV

The problem with the circuit shown in Figure P2.59 is that the bias current of the op amp must flow through the coupling capacitor. The voltage across the capacitor ramps up (or down) until the op amp reaches its maximum output. A solution is to connect a large resistance from the noninverting input to ground to provide a path for the bias current. To minimize the effect of the bias current, the resistance should be 50 k $\Omega$ . However, this may make the input impedance too small, depending on the application.

### Problem 2.60

(a) 
$$V_c = V_{off}(1 + R_2/R_1) \Rightarrow \pm 100 \text{ mV} = V_{off} \times 11 \Rightarrow V_{off} = \pm 9.09 \text{ mV}$$

(b) 
$$V_C = I_B R_2 \Rightarrow I_B = (\pm 100 \text{ mV}) / (100 \text{ k}\Omega) \Rightarrow I_B = \pm 1 \mu A$$

(C)

$$R_B = R_1 | | R_2 = 9.09 k\Omega$$

(d) 
$$V_c = I_{off}R_2 \Rightarrow I_{off} = (\pm 100 \text{ mV})/R_2 = \pm 1 \mu A$$

$$v_{i} \stackrel{\uparrow}{=} R_{in} \stackrel{\downarrow}{=} V_{x} \stackrel{\downarrow}{=} C_{B} \stackrel{\downarrow}{=} A_{oa} v_{x} \stackrel{\downarrow}{=} v_{o}$$

## Problem 2.62

A macromodel is a relatively simple circuit that models the external behavior of an op amp. A macromodel usually does not resemble the actual internal circuit of the op amp. The advantage of a macromodel is that simulations run faster and require less memory than if the actual internal circuit was used in the simulation.


## Problem 2.63

$$30 = 20\log|A_{00L}| \Rightarrow A_{00L} = 10^{80/20} = 10^4$$
  
 $f_{BOL} = f_t/A_{00L} = 100 \text{ Hz}$ 

We arbitrarily select  $C_B^{}=1000$  pF. Then  $R_B^{}=1/(2\pi f_{BOL}^{}C_B^{})$  = 1.59 M $\Omega_{}$ .


$$\begin{array}{c} R_{\rm B} = 1.59 \text{ M}\Omega \\ R_{\rm o} = 50 \Omega \\ \\ R_{\rm in} = 1.59 \text{ M}\Omega \\ \\ R_{\rm o} = 50 \Omega \\ \\ R_{\rm o} = 50$$

The schematic is stored in the file named P2\_64. The low-frequency gain magnitude for  $A_{\rm A}$  is 10 (20 dB), and the low-frequency gain magnitude for  $A_{\rm B}$  is 100 (40 dB). The upper half-power frequency for both gains is approximately 36 kHz. Thus the gain-bandwidth product for  $A_{\rm A}$  is 10 × 36 kHz = 360 kHz. For  $A_{\rm B}$  it is 100 × 36 kHz = 3.6 MHz. Notice that the gain-bandwidth product is not the same for both gains. (The concept of constant gain-bandwidth product applies to the noninverting amplifier only.) The Bode plots for the gains are shown below.




## Problem 2.65

The schematic is stored in file P2\_65. The magnitude and phase plots of the output impedance are shown on the next page. Because the phase angle of the output impedance is positive, we say that the output impedance is inductive. Notice that at higher frequencies the output impedance of the circuit approaches that of the op amp alone which is 50  $\Omega$ .




The schematic is stored in file P2\_66. Plots of the gains versus frequency are:




Usually a gain curve that displays a high peak such as the curve for part b is not desirable. For example if these were amplifiers for audio signals, amplifier b would amplify the low notes out of proportion to higher notes.

The simulation is stored in file P2\_67. Plots of  $20\log(A_{VS})$  =  $20\log(V_{out})$  and  $20\log(V_{sum-point})$  are:




Because the source voltage is 1 V (0 dB) the voltage at the summing point must be -40 dB or less to be less than 1% of  $V_{\rm S}$ . This is true for frequencies less than about 4 kHz.

Plots of the input impedance magnitude and phase are:



At low frequencies the input impedance is 10  $k\Omega$  resistive as predicted by the theory for an ideal op amp. However at higher frequencies the input impedance becomes capacitive and larger in magnitude.

Plots of the output impedance magnitude and phase are:




The ideal-op amp analysis predicts zero output impedance. The actual output impedance is very low at low frequencies but approaches 50  $\Omega$  resistive at high frequencies.

## Problem 2.68

- (a) A dc-coupled inverting amplifier is shown in Figure 2.47 in the text.
- (b) An ac-coupled inverting amplifier is shown in Figure 2.48 in the text.
- (c) A two-input summing amplifier is shown in Figure 2.49 in the text.
- (d) A dc-coupled noninverting amplifier is shown in Figure 2.50 in the text.
- (e) An ac-coupled noninverting amplifier is shown in Figure 2.51 in the text.
- (f) A single-op-amp differential amplifier is shown in Figure 2.53 in the text.
- (g) A voltage-to-current converter with floating load is shown in Figure 2.55 in the text.


- (h) A current-to-voltage converter is shown in Figure 2.57 in the text.
- (i) A current amplifier is shown in Figure 2.58 in the text.

Many correct answers exist. Here are two solutions: Solution 1




In this circuit use 1%-tolerance resistors. We need R $_2$  = 10 R $_1$ , R $_B$  = R $_2$ , If we choose the capacitance such that C > 1/(2 $\pi$ 100R $_1$ ) we will find in the simulation that the gain is within 5% of the desired value at 1 kHz. One suitable choice of component values is R $_1$  = 20 k $\Omega$ , R $_2$  = R $_B$  = 200 k $\Omega$ , C = 0.1  $\mu$ F, and the LF411 op amp.

Solution 2



In this circuit use 5%-tolerance resistors and adjust the gain to within 5% by use of the potentiometer. Use the LF411 op amp, R<sub>1</sub> = 20 k $\Omega$  ± 5%, R<sub>2</sub> = 180 k $\Omega$  ± 5%, C = 0.1  $\mu$ F, R<sub>3</sub> = 50 k $\Omega$  potentiometer, and R<sub>R</sub> = 200 k $\Omega$  ±5%.


Many correct answers exist. Here is one of them:



To achieve the desired specifications, we need  $R_2 = 9R_1$ ,  $R_B = R_1 \mid R_2$ , and  $C \ge 1/(2\pi 100R_B)$ . Any value of  $R_1$  between 1 k $\Omega$  and 100 k $\Omega$  is suitable. Either use 1%-tolerance resistors or use 5%-tolerance resistors with a potentiometer to adjust the gain magnitude.


## Problem 2.71

Resistors of 20 M $\Omega$  or more are usually impractical. Thus we need to select a circuit that makes a smaller resistance appear large. One approach is to use a circuit similar to Figure 2.52 in the text:




To attain a gain magnitude of 10 we need  $R_2 = 9R_1$ . To minimize the effect of bias current, we should choose  $R_1 + R_3 = R_2$ . To attain the desired gain-magnitude accuracy, 1%-tolerance resistors are used. A suitable set of component values is shown on the circuit diagram. ( $C_1$  and  $C_2$  were selected mainly by trial and erg.)

The simulation for the circuit is stored in the file named P2\_71. Plots of the input impedance magnitude and gain magnitude versus frequency are shown below:




Problem 2.72

Here is the circuit and a suitable set of component values:




The schematic capture version of the simulation for 40 Monte Carlo runs is stored in the file named P2 72.

Plots of the differential and common-mode gains versus frequency are shown below:




# Problem 2.73

The circuit diagram is shown below. Choose  $R_1$  in the range from 1  $k\Omega$  to 200  $k\Omega$ . To attain a gain of 10 we need  $R_2=R_3=4.5\times R_1$ . Then choose  $R_4=R_5=R_6=R_7$  in the range from about 1  $k\Omega$  to 1  $M\Omega$ .




Plots of the differential and common-mode gains versus frequency are shown below:



# Problem 2.74

The circuit is shown below. The current gain is  $A_1=-(1+R_1/R_2)$ . Thus for a current gain magnitude of 3 we need to choose  $R_1=2R_2$ . A good choice of values is  $R_1=2$  k $\Omega$  ± 1% and  $R_2=1$  k $\Omega$  ± 1%. Another alternative would be to use 5%-tolerance


resistors and a potentiometer to adjust the gain. The PSpice simulation is stored in the file named P2\_74.



Problem 2.75

$$v_{o}(t) = -\frac{1}{RC} \int_{0}^{t} v_{p}(t) dt = -50 \int_{0}^{t} v_{p}(t) dt$$


The plot of vo(t) versus t is shown on the next page.



Each input pulse reduces  $v_0(t)$  by 0.5 V. Thus 20 pulses will result in  $v_0(t) = -10$  V.


#### Problem 2.76

$$v_o(t) = -RC \frac{dv_{in}}{dt} = -10^{-3} \frac{dv_{in}}{dt}$$



#### Problem 2.77


Let x(t) = displacement in meters. Then  $v_{in} = 10x(t)$ , and we need  $v_1(t) = dx/dt = 0.1 dv_{in}/dt$  and  $v_2(t) = d^2x/dt^2 = dv_1/dt$ .



We need R<sub>1</sub>C<sub>1</sub> = 0.1, R<sub>2</sub>C<sub>2</sub> = 1 and R<sub>3</sub> = R<sub>4</sub>. Suitable values are R<sub>1</sub> = R<sub>2</sub> = 1 M $\Omega$ , C<sub>1</sub> = 0.1  $\mu$ F, C<sub>2</sub> = 1.0  $\mu$ F, and R<sub>3</sub> = R<sub>4</sub> = 10 k $\Omega$ . LF411 op amps are a good choice because they have relatively small bias currents.


#### Chapter 3

#### Exercise 3.1



Load-line equation:

$$v_{ss} = Ri_D + v_D$$



At the intersections of the respective load lines with the diode characteristic, we have

- (a)  $v_D = 1.08 \text{ V}$   $i_D = 9.2 \text{ mA}$ (b)  $v_D = 1.18 \text{ V}$   $i_D = 13.8 \text{ mA}$
- (c)  $v_D \approx 0.91 \text{ V}$   $i_D \approx 4.5 \text{ mA}$


#### Exercise 3.2

The equivalent circuit is shown on the next page. Solving for the voltages across the diodes we obtain  $v_{D1}$  = 10 V and  $v_{D2}$  = 3 V. However  $v_{\rm D1}$  > 0 and  $v_{\rm D2}$  > 0 are not consistent with the assumption that the diodes are off.


$$\frac{4kn + v_{01} - v_{02} + \frac{1}{3}v}{\frac{1}{3}v}$$

#### Exercise 3.3

Assuming that the diodes are on, the equivalent circuit is:



Solving for the currents, we determine that  $i_{D1}=(10-3)/4000=1.75$  mA and  $i_{D2}=3/6000-i_{D1}=-1.25$  mA. However  $i_{D2}<0$  is inconsistent with the assumption that  $D_2$  is on.



 ${\rm v_D}$  = +2 is inconsistent with the assumption that D<sub>1</sub> is off. On the other hand, i<sub>D</sub> = 2 mA is consistent with the assumption that D<sub>1</sub> is on. Thus we conclude that D<sub>1</sub> is on and i<sub>D</sub> = 2 mA.

In this case the results are consistent with D, off.

Thus we conclude that  $\mathbf{D}_3$  is off and  $\mathbf{D}_4$  is on.

# Vary Vary Vripple = 0.4

$$V_{Lavg} = \frac{V_{Lmax} - V_{Lmin}}{2} = 15 V \Rightarrow V_{Lmax} = 15.2 V$$

$$C = \frac{I_L'\Gamma}{2V_E} = \frac{0.1(1/60)}{2 \times 0.4} = 2083 \ \mu F$$

V<sub>Lmax</sub> " V<sub>m</sub>, secondary - 2V<sub>diode</sub>

$$V_{m,primary} = 110\sqrt{2} = 155.6 \text{ V}$$

$$n = \frac{V_{\text{In,primary}}}{V_{\text{m,secondary}}} = \frac{155.6}{16.6} = 9.37$$


# Exercise 3.6


We determine the capacitance as in Exercise 3.5 resulting in C = 2083  $\mu F$ . In this case we have  $V_{m,secondary} = V_{Lmax} + V_{diode} = 15.2 + 0.7 = 15.9 V$ . Then the required turns ratio is


$$n = \frac{V_{m,primary}}{V_{m,secondary}}$$
$$= \frac{155.6}{15.9}$$
$$= 9.78$$

# Exercise 3.7


(a)







Original circuit



Equivalent circuit with  $\mathbf{D}_1$  on and  $\mathbf{D}_2$  in breakdown.


From the equivalent circuit we have

$$\frac{\mathbf{v_o} - 5}{1 \ k\Omega} + \frac{\mathbf{v_o} - \mathbf{v_{in}}}{1 \ k\Omega} = 0 \quad \Rightarrow \quad \mathbf{v_o} = \frac{\mathbf{v_{in}} + 5}{2}$$


Similarly with  $D_1$  in breakdown and  $D_2$  on, we determine that

$$v_o = \frac{v_{in} - 5}{2}$$

Finally with both diodes off  $v_0 = v_{in}$ . These results are plotted on the next page.




See the answers shown in Figure 3.18 in the book.




With  $v_{in}$  = 0,  $D_1$  is in breakdown and  $D_2$  is on. Thus the output voltage  $v_0$  = -5 V in steady-state conditions.

(b) For  $v_{in} = 2\sin(\omega t)$  under steady-state conditions, the output is shown on the next page.



(c) With the resistor connected to ground as shown, the diodes never conduct and  $v_c = 0$ . Thus we have  $v_o = v_{in}$ .



#### Exercise 3.10

A solution is shown in Figure 3.21 in the book.

#### Exercise 3.11

A solution is shown in Figure 3.22 in the book.


# Exercise 3.12

We follow the procedure used in Example 3.5 in the book. For part (a) with  $R_{\tilde{L}}$  = 1200  $\Omega,$  we have

$$V_{T} = V_{SS} \frac{R_{L}}{R + R_{L}} = 24 \frac{1200}{1200 + 1200} = 12 V$$

$$R_{T} = \frac{RR_{L}}{R + R_{L}} = \frac{1200 \times 1200}{1200 + 1200} = 600 \Omega$$

Similarly for part (b) with  $R_{T_c} = 400 \Omega$  we obtain  $V_{T_c} = 6 V$  and  $R_{T_c}$ = 300 \( \Omega\). Now we construct the load lines.



At the intersections of the load lines with the diode characteristics we find the answers:

(a) 
$$v_{L} = -v_{D} \cong 9.4 \text{ V}$$

(a) 
$$v_L = -v_D \cong 9.4 \text{ V}$$
  
(b)  $v_L = -v_D \cong 6.0 \text{ V}$ 

### Exercise 3.13

The load line equation is

$$15 = 100(i_{T_1} - i_{D_1}) - v_{D_1}$$


Substituting the values of i, for the various parts, we have

(a) 
$$15 = -100i_D - v_D$$

(b) 
$$13 = -100i_D - v_D$$

(c) 
$$5 = -100i_D - v_D$$

We use these equations to plot the load lines as shown on the next page.



At the intersections of the load lines with the diode characteristics we find:

(a) 
$$v_0 = -v_0 \cong 10 \text{ V}$$

(b) 
$$v_0 = -v_0 \cong 10 \text{ V}$$

(a) 
$$v_0 = -v_D \approx 10 \text{ V}$$
  
(b)  $v_0 = -v_D \approx 10 \text{ V}$   
(c)  $v_0 = -v_D \approx 5 \text{ V}$ 

#### Exercise 3.14

Equation 3.21 states:  $r_d = \frac{nV_T}{I_{DO}}$ . Furthermore at a

temperature of 300 K, we have  $V_{\mathrm{T}}\cong$  26 mV. Substituting values and evaluating, we obtain (a)  $r_d$  = 260  $\Omega$ , (b)  $r_d$  = 26  $\Omega$ , (c)  $r_d$  = 2.6 Ω.

# Exercise 3.15


(a) First we compute the Q-point diode current. Refer to the dc circuit shown in Figure 3.34 in the book.

$$I_{DQ} \cong \frac{V_C - 0.6}{R_C} = \frac{1.6 - 0.6}{2 \text{ k}\Omega} = 0.5 \text{ mA}$$

Then we can determine the small-signal resistance of the diode:

$$r_{d} = \frac{nV_{T}}{I_{DO}} = \frac{26 \text{ mV}}{0.5 \text{ mA}} = 52 \Omega$$

Assuming that the input signal is ac and that the impedance of the capacitor is negligible for the signal frequencies, the small-signal equivalent circuit is:



$$A_{v} = \frac{v_{o}}{v_{in}} = \frac{R_{p}}{R + R_{p}} \quad \text{where } R_{p} = R_{c} ||R_{L}||r_{d} = 49.4 \Omega$$

Evaluating we find that  $A_{V} = 0.331$ 

(b) Using the same approach as in part (a) we find  $I_{DQ}=5$  mA,  $r_{d}=5.2~\Omega$ ,  $R_{p}=5.17~\Omega$  and  $A_{v}=0.0492$ 

# Exercise 3.16

Because  $v_D^{}>0.1$  V, we have  $i_D^{}\cong I_s exp(v_D^{}/nV_T^{})$ . Solving for  $I_S^{}$ , we have  $I_S^{}=i_D^{}/exp(v_D^{}/nV_T^{})=(0.1\times 10^{-3})/exp(0.6/0.026)=9.50\times 10^{-15}$  A. Then for  $v_D^{}=0.65$ , we have

 $i_D = I_S \exp(v_D/nV_T) = 9.50 \times 10^{-15} \exp(0.65/0.026) = 0.684 \text{ mA}$  and for  $v_D = 0.7$  we have

$$i_{D} = I_{S} exp(v_{D}/nV_{T}) = 9.50 \times 10^{-15} exp(0.70/0.026) = 4.68 mA$$

# Exercise 3.17

Suppose that for  $v_{D1}$  we have a current of  $i_{D1}$  and at  $v_{D2} = v_{D1} + \Lambda v_{D}$  the current is  $i_{D2} = 2i_{D1}$  then we can write:

$$\begin{split} \mathbf{I}_{D2} &= \mathbf{I}_{\mathbf{S}} \exp[(\mathbf{v}_{\mathrm{D1}} + \Delta \mathbf{v}_{\mathrm{D}})/n\mathbf{V}_{\mathrm{T}}] = 2\mathbf{i}_{\mathrm{D1}} = 2\mathbf{I}_{\mathbf{S}} \exp(\mathbf{v}_{\mathrm{D1}}/n\mathbf{V}_{\mathrm{T}}) \\ &\mathbf{I}_{\mathbf{S}} \exp(\mathbf{v}_{\mathrm{D1}}/n\mathbf{V}_{\mathrm{T}}) \exp(\Delta \mathbf{v}_{\mathrm{D}}/n\mathbf{V}_{\mathrm{T}}) = 2\mathbf{I}_{\mathbf{S}} \exp(\mathbf{v}_{\mathrm{D1}}/n\mathbf{V}_{\mathrm{T}}) \\ &\exp(\Delta \mathbf{v}_{\mathrm{D}}/n\mathbf{V}_{\mathrm{T}}) = 2 \end{split}$$

$$\Delta v_{D} = nV_{T}ln(2) = 18 mV$$

Similarly for  $i_{D2} = 10i_{D1}$  we find  $\Delta v_D = nV_T ln(10) = 59.9 mV$ 

#### Exercise 3.18

We have n-type material with

$$n = N_D = 10^{16}$$
 free electrons/cm<sup>3</sup>  
 $pn = n_i^2$   
 $p = n_i^2/n = (1.45 \times 10^{10})^2/10^{16} = 2.1 \times 10^4 \text{ holes/cm}^3$ 

# Exercise 3.19

$$\varepsilon = \varepsilon_r \varepsilon_0 = 11.9 \times 8.85 \times 10^{-12} = 1.05 \times 10^{-10}$$
 F/m
$$d = \frac{\varepsilon A}{C} = \frac{1.05 \times 10^{-10}}{10^{-12}} \times \frac{(20 \times 10^{-6} \times 30 \times 10^{-6})}{10^{-12}}$$

$$d = 6.32 \times 10^{-8}$$
 m

# Exercise 3.20

$$c_{j} = \frac{c_{j0}}{[1 - (v_{DQ}/\phi_{0})]^{m}} = \frac{5 \text{ pF}}{[1 - (v_{DQ}/0.8)]^{0.5}}$$

(a) 
$$C_j = \frac{5 \text{ pF}}{[1 - (-5/0.8)]^{0.5}} = 1.86 \text{ pF}$$

(b) 
$$C_j = \frac{5 \text{ pF}}{[1 - (-50/0.8)]^{0.5}} = 0.627 \text{ pF}$$


# Exercise 3.21

$$r_d = \frac{nV_T}{I_{DQ}} = \frac{1(0.026)}{5 \times 10^{-3}} = 5.2 \Omega$$

$$c_{\text{dif}} = \frac{\tau_{\text{T}} I_{\text{DQ}}}{V_{\text{T}}} = \frac{10 \times 10^{-9} \times 5 \times 10^{-3}}{26 \times 10^{-3}} = 1920 \text{ pF}$$

Exercise 3.22

The simulation is stored in the file named Exer3\_22. The resulting diode characteristic is:



# Exercise 3.23

The simulation is stored in the file named Exer3\_23. Results may vary from those shown in Figure 3.53 depending on the model used for the diode.


#### Problem 3.1

See Figure 3.1a in the book.

#### Problem 3.2

See Figures 3.1b and 3.2 in the book.

A Zener diode is a diode that is intended to be operated in reverse breakdown. It is used as a voltage reference. They are also called breakdown diodes or avalanche diodes (although strictly speaking avalanche diodes and zener diodes are distinct because breakdown is due to different physical mechanisms). A sketch of the volt-ampere characteristic for a 5.6-V Zener diode is:




Problem 3.4


$$v_D = 0.6 - 2 \times 10^{-3} \times (175 - 25)$$
  
= 0.3 V

Problem 3.5


(a)







(c)



#### Problem 3.6

At 70° the reverse diode current is  $i_R = v_0/R = 0.5/10^6 = 500$  nA.

At 50° the current is 500 nA/4 = 125 nA and  $v_0$  = 0.125 V. At 100° the current is (500 nA)  $\times$  2<sup>3</sup> = 4  $\mu$ A and  $v_0$  = 4 V.

# Problem 3.7


As the diode heats up, its forward voltage decreases by approximately 2 mV/°C. Thus the increase in temperature is  $\Delta T = (0.65 \text{ V} - 0.45 \text{ V})/(2 \text{ mV}) = 100^{\circ}$ . The final diode temperature is  $T_{\text{final}} = T_{\text{start}} + \Delta T = 125^{\circ}\text{C}$ .


#### Problem 3.8

Assuming a forward drop of 0.6 V for each diode, five diodes must be placed in series to obtain a reference voltage of 3 V.

The voltage drops by approximately  $(2 \text{ mV/°C}) \times 5 \text{ diodes} = 10 \text{ mV/°C}$ . For a 10° increase in temperature the reference voltage decreases by 100 mV for a percentage change of 0.1/3 = 3.33%.

# Problem 3.9 1.5kz (a) 4 = 1.51 + 2 (1 in millienpores) i(mA) VX 0.84 Load Inc 3.0 1 2 2.13 mA 2.67-2.0 1.0 0.5 V= V= 0.8V Ia = 1 2 2.13 mA 2002 (b) 2001 IV = 400 1x + Dx (1x in emperes)






$$0.5 = 250 l_x + V_x$$
 See Load line above.  
 $I_c = l_x \approx 1.15 \text{ mA}$   
 $V_c = 0.5 - V_x \approx 0.29$ 

Writing a voltage equation for the circuit of Figure 3.4, we obtain  $V_{SS} = Ri_D + v_D$  which can be put in the form


$$i_D = V_{SS}/R - i_D/R$$


Thus the slope of the load line is -1/R.



Problem 3.11


For the circuit of Figure P3.11a we have  $\rm v_D^{}=0.65~V$  and the load line is vertical. For Figure P3.11b,  $\rm i_D^{}=5~mA$  and the load line is horizontal as shown below.






1a=1=1x Va=V+Vx


For each value of la add voltages.





 $V_b = V = V_X$   $\lambda_b = \lambda + \lambda_X$ 

For each value of 25



The ideal diode model has  $v_D^{}=0$  if  $i_D^{}\geq 0$ , and  $i_D^{}=0$  if  $v_D^{}\leq 0$ . The volt-ampere characteristic is shown in Figure 3.8 in the book.

# Problem 3.14

After solving a circuit using the ideal diode model, we must check to see that  $i_D$  is greater than zero for diodes assumed to be on. We must check to see that  $v_D$  is less than zero for diodes assumed to be off.

#### Problem 3.15

- (a) The diode is on. V=0 and  $I=(10 \text{ volts})/(2.7 \text{ k}\Omega)=3.70 \text{ mA}$ .
- (b) The diode is off. I = 0 and V = 10 volts.
- (c) The diode is on. V = 0 and I = 0.
- (d) The diode is on. I = 5 mA and V = 5 volts.

#### Problem 3.16


- (a)  $D_1$  is on and  $D_2$  is off. V = 10 volts and I = 0.
- (b)  $D_1$  is on and  $D_2$  is off. V = 6 volts and I = 6 mA.
- (c) Both diodes are on. V = 30 volts and I = 33.6 mA.

#### Problem 3.17

(a)  $D_1$  is on,  $D_2$  is on, and  $D_3$  is off. V = 7.5 volts and I = 0.

(b)	Vin	D <sub>1</sub>	D <sub>2</sub>	D <sub>3</sub>	D <sub>4</sub>	V	(volts)	I	(mA)
	0	on	on	on	on	0		0	
	2	on		on		2		2	
	6	off	on	on	off	5		5	
	10	off	on	on	off	5		5	


Plotting V versus V<sub>in</sub>, we have



Problem 3.18


Assuming ideal diodes we have:


Problem 3.19




If the polarity of  ${\rm V}_{\rm B}$  is reversed, the diode is forward biased and draws a large current. Then the fuse blows protecting the circuit from a reverse polarity supply voltage.


(a)





(b)





Problem 3.21

(a) For a half-wave rectified sine wave, we have:

$$\mathbf{V}_{avg} = \frac{1}{T} \int_{0}^{T} \mathbf{v}(t) \ dt = \frac{1}{T} \int_{0}^{T/2} \mathbf{V}_{m} sin(\omega t) \ dt = \frac{\mathbf{V}_{m}}{\omega T} \left[ -cos(\omega t) \right]_{0}^{T/2} = \frac{2\mathbf{V}_{m}}{2\pi} = \frac{\mathbf{V}_{m}}{\pi}$$

(We have used the fact that  $\omega T = 2\pi$ .)

(b) For a full-wave rectified sine wave, we have:

$$V_{avg} = \frac{1}{T} \int_{0}^{T} v(t) dt = \frac{1}{T} \begin{bmatrix} T/2 & T \\ \int V_{m} \sin(\omega t) dt + \int T/2 - V_{m} \sin(\omega t) dt \end{bmatrix}$$


Integrating evaluating and using the fact that  $\omega T = 2\pi$ , we obtain

$$V_{avg} = \frac{2V_{m}}{\pi}$$


The current through the meter is a half-wave rectified sine wave with a peak amplitude of  $(10\sqrt{2})/R$ . As shown in Problem 3.21, the average of a half-wave rectified sine wave is its peak value divided by  $\pi$ . Thus we have


$$\frac{10\sqrt{2}}{R\pi} = 5 \text{ mA}$$

Solving we find  $R = 900 \Omega$ .



Full-wave circuits are shown in Figure 3.13 and 3.14 in the book except that capacitors need to be added in parallel with the loads.





Peak current flows at the instant for which  $v_{\rm S}(t)$  attains its maximum value. The maximum current is

$$I_{max} = \frac{V_m - V_B}{R} = \frac{20 - 14}{10} = 0.6 A$$

As a function of time, the current is

$$i(t) = \frac{V_{m}sin(\omega t) - V_{B}}{R}$$


provided that this expression yields a positive result. Otherwise i(t) = 0. To determine the interval for which the diode is in the on state we must solve this equation:

$$i(t) = 0 = \frac{V_{m}sin(\omega t) - V_{B}}{R} = \frac{20sin(\omega t) - 14}{10}$$

Solving we find two roots:  $t_1=0.775/\omega$  and  $t_2=2.37/\omega$  radian.  $t_1$  and  $t_2$  are indicated on the waveforms shown on the preceding page. The period of the sine wave is  $T=2\pi/\omega$ . Thus the percentage of the time that the diode is on is

diode on = 
$$\frac{2.37/\omega - 0.775/\omega}{2\pi/\omega} \times 100\% = 25.3\%$$

#### Problem 3.25



For an average load voltage of 9 V with 2-V peak-to-peak ripple, the maximum load voltage is 10 V and the minimum is 8 V. Because we assume an ideal diode, the peak secondary voltage of the transformer must be 10 V. Thus the turns ratio needed for the transformer is

$$n = \frac{110\sqrt{2}}{10} = 15.6$$

The capacitance is given by Equation 3.4 in the book.

$$C = \frac{I_L^T}{V_r} = \frac{0.1(1/60)}{2} = 833 \ \mu F$$

Problem 3.26

The circuit diagram is shown in Figure 3.14 in the book except for the filter capacitor which should be added in parallel with the load. For an average load voltage of 9 V with 2-V peak-to-peak ripple, the maximum load voltage is 10 V and the minimum is 8 V. Because we assume ideal diodes, the peak secondary voltage of the transformer must be 10 V. Thus the turns ratio needed for the transformer is

$$n = \frac{110\sqrt{2}}{10} = 15.6$$

The capacitance is given by Equation 3.6 in the book.

$$C = \frac{I_L T}{2V_r} = \frac{0.1(1/60)}{2(2)} = 417 \ \mu F$$

Problem 3.27

The circuit diagram is shown in Figure 3.13 in the book except for the filter capacitor which should be added in parallel with the load. For an average load voltage of 9 V with 2-V peak-to-peak ripple, the maximum load voltage is  $V_{\rm m}=10$  V and the minimum is 8 V. Because we assume ideal diodes, the peak voltage between the ends of the secondary winding of the transformer must be 20 V. Thus the turns ratio needed for the transformer is

$$n = \frac{110\sqrt{2}}{20} = 7.78$$

The capacitance is given by Equation 3.6 in the book.

$$C = \frac{I_L T}{2V_r} = \frac{0.1(1/60)}{2(2)} = 417 \ \mu F$$

Probl∈m 3.28

See the solution to Problem 3.25. For an average load voltage of 9 V with 2-V peak-to-peak ripple, the maximum load

voltage is 10 V and the minimum is 8 V. Because we assume a diode having a forward drop of 0.8 V, the peak secondary voltage of the transformer must be 10.8 V. Thus the turns ratio needed for the transformer is

$$n = \frac{110\sqrt{2}}{10.8} = 14.4$$

The capacitance is given by Equation 3.4 in the book.

$$C = \frac{I_L T}{V_r} = \frac{0.1(1/60)}{2} = 833 \ \mu F$$

# Problem 3.29

The capacitance is given by Equation 3.6 in the book.

$$C = \frac{I_L T}{2V_r}$$

(a) For a source frequency of 400 Hz, we have

$$C = \frac{1(1/400)}{2(0.5)} = 2500 \ \mu F$$

(b) For a source frequency of 60 Hz, we have

$$C = \frac{1(1/60)}{2(0.5)} = 16,700 \ \mu F$$


Smaller capacitances are needed for higher frequencies. Furthermore the transformers are smaller and lighter when designed for higher frequencies. Thus power supplies designed for higher frequency operation can be smaller and lighter.

# Problem 3.30


A clipper circuit removes a portion of an input signal. A typical circuit with waveforms is shown in Figure 3.15 in the book. (Many correct circuits exist for this problem.)

#### Problem 3.31

A clamp circuit adds a dc component to the input waveform such that the resulting output has a positive (or negative) peak of a specified value. Circuit examples are shown in Figures 3.19, 3.20 and 3.21 in the book.




Notice that  $C_1$  and  $D_1$  form a clamp circuit. Furthermore,  $D_2$  and  $C_2$  form a peak rectifier so the load voltage is approximately equal to  $2V_{\rm m}$  which is why this circuit is called a voltage doubles.





Suitable nominal resistor values are 4.7, 5.1, 5.6, 6.2, or 6.8  $k\Omega$ . Other correct answers exist for this problem.


Problem 3.34


One solution is shown on the next page. Other resistor values will work, but make sure that the 2.7 V Zener is in the breakdown region for  $v_{\rm in}$  = -10 V.













Other resistor values will work, but verify that  $D_2$  remains forward biased for  $v_{\rm in}$  = -10 V. To achieve the desired slope for the transfer characteristic, we must have  $R_1$  =  $R_2$ .

# Problem 3.37





We must choose R and C so that RC >> T where T is the period of the input signal. Here are example waveforms:



Problem 3.38

One solution is shown on the next page. Choose RC >> T where  ${\mathbb T}$  is the period of the input signal.







(a) 
$$V_{c_1} = +5$$
  $V_{c_2} = -5$ 
 $V_o$ 
 $D_2 \stackrel{*}{=} D_3$  on  $D_1 \stackrel{*}{=} D_4$  off

 $D_1 \stackrel{*}{=} D_3$  off

 $D_1 \stackrel{*}{=} D_4$  on

All diodes on  $V_o = V_{in}$ 
 $D_1 \stackrel{*}{=} D_4$  on






#### Problem 3.41

Two problems for diode logic are (1) an inverter is not possible and (2) the logic levels become closer together as signals propagate through cascaded gates.

#### Problem 3.42



Any value of R from about 100  $\Omega$  to 100  $k\Omega$  is suitable.

The output of each diode OR gate is lower than the input by 0.6 V. Starting with an input of 5 V, the output of the first gate is 4.4 V, the output of the second gate is 3.8 V and the output of the third gate is 3.2 V. Therefore we can cascade only two CR gates if we require the output in the high state to be at least 3.5 V.

#### Problem 3.44

See Figure 3.25 for the circuit diagram of a simple voltage regulator circuit.

Source regulation = 
$$\frac{\Delta V_{load}}{\Delta V_{SS}} \times 100\%$$

Load regulation = 
$$\frac{V_{no-load} - V_{full-load}}{V_{full-load}} \times 100\%$$

#### Problem 3.45

Refer to the circuit diagram shown in Figure 3.25 in the book. Highest power dissipation for the Zener occurs for the highest source voltage and minimum load current. Then the current through the Zener is


$$i_D = -\frac{V_{SS} + v_D}{R} = \frac{14 - 6}{100} = -80 \text{ mA}$$

(Notice that  $i_D$  and  $v_D$  assume negative values in this circuit.) The worst-case power dissipation for the Zener is:

$$P_D = v_D i_D = (-6)(-0.08) = 0.48 W$$

#### Problem 3.46

The circuit diagram is shown on the next page.



Minimum Zener diode current occurs with maximum load current and minimum  $V_{\text{SS}}$ . Thus we compute the required resistance.

$$R = \frac{V_{SS} - 5}{15 \text{ mA}} = \frac{10 - 5}{15 \text{ mA}} = 333 \Omega$$

Problem 3.47  $V_{S} + \frac{1}{2} R$   $V_{S} + \frac{1}{2} I_{Z} V_{L} V_{A} V_$ 

For all values of  $V_S$  and  $I_L$  we must have  $I_Z > 0$ . Minimum  $I_Z$  occurs for  $V_S = 8$  V and  $I_L = 100$  mA. Thus

$$I_{zmin} = \frac{8-5}{R} - 0.1 > 0 \quad \Rightarrow \quad R < 30 \Omega$$


We select the standard nominal value  $R=24\ \Omega$  to allow for resistor tolerance and to allow some design margin. Then we can compute the maximum power dissipation for each element as follows.

$$I_{Rmax} = \frac{V_{smax} - 5}{R} = 208 \text{ mA} = I_{zmax}$$

$$P_{Rmax} = RI_{Rmax}^2 = 1.04 \text{ W}$$

$$P_{zmax} = 5I_{zmax} = 1.04 \text{ W}$$

To allow some design margin, we should specify power dissipations of 2 W for the resistor and for the Zener.



### Problem 3.49

R < 3.0 s.  
Choose R = 2.4 s.  

$$I_{Rmox} = I_{2max} = 2.08A$$
  
 $P_{Rmox} = P_{2max} = 10.4W$ 

### Problem 3.50

Dynamic resistance is defined as

$$\mathbf{r}_{d} = \left[ \left( \frac{di_{D}}{dv_{D}} \right)_{Q} \right]^{-1}$$

For a vertical characteristic, we have

$$\left( \frac{di_{D}}{dv_{D}} \right)_{Q} = \infty \text{ and } r_{d} = 0.$$

## Problem 3.51

Diode current is given by the Shockley equation:

$$i_{D} = I_{S} \left[ exp \left( \frac{v_{D}}{n v_{T}} \right) - 1 \right]$$

Under forward bias the exponential is much greater than unity. Thus we can write

$$i_{D} = I_{S} exp \left( \frac{v_{D}}{n v_{T}} \right)$$

$$I_{S} = i_{D} exp \left( \frac{-v_{D}}{n v_{T}} \right)$$

(a) For 
$$n = 1$$
:  $I_s = 10^{-3} \exp\left(\frac{-0.6}{0.026}\right) = 95.0 \times 10^{-15}$  A

(b) For 
$$n = 2$$
:  $I_s = 10^{-3} \exp\left(\frac{-0.6}{2 \times 0.026}\right) = 9.75 \times 10^{-9}$  A


$$i_{D} = I_{S} \left[ exp \left( \frac{v_{D}}{nV_{T}} \right) - 1 \right]$$

$$exp \left( \frac{v_{D}}{nV_{T}} \right) = \frac{i_{D} + I_{S}}{I_{S}}$$

$$v_{D} = nV_{T} ln \left[ \frac{i_{D} + I_{S}}{I_{S}} \right]$$


### Problem 3.53

The large-signal (dc) equivalent circuit is:



The diode is forward biased with  $V_{DQ} \cong 0.6 \text{ V}$  and  $I_{DQ} \cong (15 - 0.6)/(1 \text{ k}\Omega) = 14.4 \text{ mA}$ .

The dynamic resistance of the diode is  $r_d = nV_T/I_{CQ} = 1.81$   $\Omega$ . The small-signal (ac) equivalent circuit is:



The cutput voltage is

$$v_d(t) = 0.1\cos(\omega t) \frac{r_d}{1000 + r_d} = (181 \times 10^{-6})\cos(\omega t)$$

Finally the total output voltage is the sum of the dc and ac terms:

$$v_D(t) = 0.6 + (181 \times 10^{-6})\cos(\omega t)$$

Problem 3.54

$$i_D = I_S \left[ exp \left( \frac{v_D}{nV_T} \right) - 1 \right] \cong I_S exp \left( \frac{v_D}{nV_T} \right)$$


For the first diode we have

$$I_{s1} = i_{D1} exp\left(\frac{-V_D}{nV_m}\right) = 10^{-3} exp\left(\frac{-0.6}{0.026}\right) = 95.0 \times 10^{-15}$$
 A

For the second diode we have  $I_{s2} = 10I_{s1} = 950 \times 10^{-15}$  A. Solving for the diode voltage and substituting values, we have  $v_{D2} = nV_T ln(i_{D2}/I_{s2}) = 0.026ln[10^{-3}/(950 \times 10^{-15})] = 0.540$  V.

## Problem 3.55

(a) The source voltage changes from 10 to 12 V. We compute the Q-point for the middle of this range as  $I_{DQ}=(11-2.4)/(1~k\Omega)=8.6$  mA. Then the dynamic resistance of each diode is  $r_{d}=nV_{T}/I_{DQ}=(26~mV)/(8.6~mA)=3.02~\Omega$ . The small-signal equivalent circuit is



The change in the load voltage is

$$\Delta v_{load} = \Delta v_{s1000 + 4r_d}^{4r_d} = 2 \frac{4(3.02)}{1000 + 4(3.02)} = 23.9 \text{ mV}$$

Source regulation = 
$$\frac{\Delta V_{load}}{\Delta V_{SS}} \times 100\% = \frac{0.0239}{2} \times 100\% = 1.2\%$$

(b) For  $V_{SS}=12$  V, we have  $I_{DQ}=9.6$  mA and  $r_d=(26$  mV)/(9.6 mA) = 2.71  $\Omega$ . When the load is connected, it draws approximately (2.4 V)/(10 k $\Omega$ ) = 0.24 mA. Thus the change in the diode current is  $i_d=-0.24$  mA and the change in the load voltage is  $\Delta V_{load}=4r_di_d=2.6$  mV. The load regulation is

Load regulation = 
$$\frac{V_{\text{no-load}} - V_{\text{full-load}}}{V_{\text{full-load}}} \times 100\%$$

$$= \frac{\Delta V_{\text{load}}}{V_{\text{full-load}}} \times 100\%$$

$$= \frac{2.6 \text{ mV}}{2.4 \text{ V}} \times 100\% = 0.108\%$$

Problem 3.56


(a) 
$$r_d = nV_T/I_{CQ} = (26 \text{ mV})/(2\text{mA}) = 13 \Omega$$

(b) With two diodes in parallel, the dynamic resistance of each of them is  $(26~\text{mV})/(1~\text{mA}) = 26~\Omega$ . However the dynamic resistance of the parallel combination is 13  $\Omega$ .

Thus placing diodes in parallel does not reduce the dynamic resistance. Dynamic resistance is independent of diode area if the current remains constant.

### Problem 3.57

The small-signal equivalent circuit for changes in the source voltage is:




The change in the load voltage is given by

$$\Delta V_{load} = \Delta V_{SS} \frac{r_{d}^{||R_L}}{R + r_{d}^{||R_L}}$$
Source regulation = 
$$\frac{\Delta V_{load}}{\Delta V_{SS}} \times 100\%$$

$$= \frac{r_{d}^{||R_L}}{R + r_{d}^{||R_L}} \times 100\%$$

The small-signal equivalent circuit for changes in the load current is:



The change in load voltage due to the change in load current is

$$V_{no-load} - V_{full-load} = \Delta V_{load}$$

$$= (r_d | | R_L) \Delta I_{load}$$

$$= (r_d | | R_L) \frac{V_{full-load}}{R_L}$$

Load regulation = 
$$\frac{V_{\text{no-load}} - V_{\text{full-load}}}{V_{\text{full-load}}} \times 100\%$$

$$= \frac{(r_{\text{d}} | | R_{\text{L}})}{R_{\text{L}}} \times 100\%$$

$$= \frac{r_{\text{d}}}{r_{\text{d}} + R_{\text{L}}} \times 100\%$$

(a) 
$$r_d = nV_T/I_{DQ} = 26 \Omega$$

(b) 
$$\Delta v_D = \Delta i_D r_d = (0.1 \text{ mA}) \times (26 \Omega) = 2.6 \text{ mV}$$

(c) 
$$i_D = I_s \left[ exp \left( \frac{v_D}{nv_T} \right) - 1 \right]$$

$$v_D = nv_T ln \left[ \frac{i_D}{I_S} - 1 \right]$$

For  $i_D$  = 1 mA we find  $v_D$  = 0.65854 V and for  $i_D$  = 1.1 mA we find  $v_D$  = 0.66102 V for a difference of  $\Delta v_D$  = 2.48 mV which is 4.8% lower than the result using the dynamic resistance.

### Problem 3.59

$$\mathbf{r}_{d} = \left[ \left( \frac{di_{D}}{dv_{D}} \right)_{Q} \right]^{-1} = 1.67 \times 10^{6} \times \left[ 1 + \frac{v_{DQ}}{5} \right]^{4}$$

For 
$$I_{DQ}$$
 = -1 mA,  $V_{DQ}$  = -4.5 V and  $r_d$  = 167  $\Omega$ 

For 
$$I_{DC}$$
 = -10 mA,  $V_{DO}$  = -4.77 V and  $r_{d}$  = 7.48  $\Omega$ 

$$\frac{\lambda_{D}}{+} \frac{\lambda_{D}}{+} \frac{\lambda_{D}}{-5} = \frac{-10^{-6}}{(1+v_{0}/5)^{5}}$$

$$\frac{-5}{-4} \frac{\lambda_{D}}{+} \frac{v_{D}}{0} \frac{\lambda_{D}}{-1\mu A}$$

$$\frac{-3}{-4} \frac{-125\mu A}{-125\mu A}$$


$$\frac{-4.5}{-10mA} \frac{-1.77}{-10mA}$$

$$\frac{-4.77}{-5} \frac{-10mA}{-5}$$

$$I_{L} = V_{L}/R_{L} = 5/100 = 50 \text{ mA}$$

$$I_{source} = (8 - 5)/20 = 150 \text{ mA}$$

Small-signal equivalent circuit:



Let  $R'_{L} = R_{L} || r_{d}$ , then we can write:

$$V_{\text{ripple,out}} = 10 \text{ mV} = (1 \text{ V}) \times \frac{R'_{\text{L}}}{R'_{\text{L}} + R}$$

Solving we find  $R_L'$  = 0.202  $\Omega.$  Thus we have  $R_L'$  = 0.202 =  $\frac{1}{1/r_d + 1/R_L} \text{ which yields } r_d = 0.202 \ \Omega.$ 

Problem 3.61

See Figures 3.36 and 3.37 in the book.

Problem 3.62

In an intrinsic semiconductor, the free electron and hole concentrations are equal.

Problem 3.63

Free electrons and holes are generated by thermal energy that causes covalent bonds to break. The higher the temperature, the higher the rate of generation. When a free electron encounters a hole, recombination can occur in which the hole and free electron combine to form a filled covalent bond. As the concentration of holes and electrons builds up, recombination occurs more frequently. At a given temperature, an equilibrium exists for which the rate of recombination equals the rate of generation of charge carriers. As temperature increases, this equilibrium occurs for larger concentrations of charge carriers.

Problem 3.64

The conductivity of intrinsic silicon increases with temperature because the free-electron and hole concentrations increase with temperature.

Problem 3.65

See Figures 3.39 and 3.40 in the book.

Problem 3.66

$$p + N_D = n + N_A$$

The mass-action law states that  $pn = p_i n_i$  in which  $p_i$  and  $n_i$  are the hole and free-electron concentrations in intrinsic silicon. Thus as we increase p(n) by adding acceptors (donors) the free-electron (hole) concentration decreases.

### Problem 3.68

The average motion of the charge carriers due to an applied electric field is called drift. The average drift velocity is proportional to the electric field vector  $\mathcal{E}$ . We denote the drift velocity vector of electrons as  $\mathbf{V}_n$  and the hole velocity vector as  $\mathbf{V}_p$ . Thus, we can write  $\mathbf{V}_n = -\mu_n \mathcal{E}$  in which the constant of proportionality  $\mu_n$  is called the mobility of the free electrons. Similarly, for holes we have  $\mathbf{V}_p = \mu_p \mathcal{E}$  in which  $\mu_p$  is the hole mobility.

#### Problem 3.69

Diffusion is caused by the random thermal motion of charge carriers. Diffusion causes a concentration of charge carriers to spread out with time.

#### Problem 3.70

The volume occupied by a single electon is

$$vol = \frac{1}{(5 \times 10^{22} \text{ atoms/cm}^3) \times (10^6 \text{ cm}^3/\text{m}^3)} = 2 \times 10^{-29} \text{ m}^3$$

We can get a crude estimate of atomic spacing by assuming that each atom is at the center of a cube.

atomic spacing 
$$\approx \sqrt[3]{\text{vol}} = 2.71 \times 10^{-10} \text{ m} = 2.71 \text{ Angstroms}$$

### Problem 3.71

$$p \approx N_{\lambda} = 10^{16} \text{ cm}^{-3}$$

$$pn = n_i^2 = (1.45 \times 10^{10})^2 \Rightarrow n = 2.10 \times 10^4 \text{ cm}^{-3}$$

- (a) We have n >> p, thus  $n + N_A = p + N_D \cong N_D$  and we have  $n \cong N_D N_A = 0.99 \times 10^{17} \text{ cm}^{-3}$ . Then  $p = n_i^2/n = 2.12 \times 10^3 \text{ cm}^{-3}$ .
- (b) We have  $N_A = N_D$ , thus  $n = p = n_1 = 1.45 \times 10^{10} \text{ cm}^{-3}$ .

# Problem 3.73

See Figure 3.43 in the book.

### Problem 3.74

Thermal energy creates minority carriers on each side of the junction. When these minority carriers enter the depletion region they are swept across to the opposite side. This results in current flow from the n-side to the p-side.


High-energy majority carriers can cross the junction in opposition to the barrier field. This diffusion current is equal and opposite to the minority carrier current.

### Problem 3.75

 ${
m I}_{
m S}$  is the minority carrier current. It increases with temperature because the concentration of minority carriers increases with temperature.

 ${
m I}_{
m S}$  is proportional to junction area, because the number of minority carriers that diffuse into the depletion region is proportional to junction area.

As the doping is increased on both sides of the junction the minority concentration decreases resulting in a decrease in  $I_{\rm s}$ .



With the switch open, we have

$$\mathbf{i_{D1}} = \mathbf{1} \ \mathrm{mA} = \mathbf{I_{S}} \bigg[ \mathrm{exp} \bigg( \frac{\mathbf{v_{D}}}{\mathrm{nV_{T}}} \bigg) - \mathbf{1} \bigg] = \mathbf{i_{D}} = \mathbf{I_{S}} \bigg[ \mathrm{exp} \bigg( \frac{0.600}{0.026} \bigg) - \mathbf{1} \bigg]$$

Solving, we find  $I_s = 9.5 \times 10^{-14} A$ .

With the switch closed, the current splits equally between the two diodes, and we have

$$i_{D1} = 0.5 \text{ mA} = i_{D} = I_{S} \left[ exp \left( \frac{v_{D1}}{n v_{T}} \right) - 1 \right]$$

Solving for v<sub>D1</sub> we have

$$v_{D1} = nV_{T}ln\left(\frac{i_{D1}}{I_{S}} + 1\right) = 582 \text{ mV}.$$

Repeating with n = 2, we find  $I_s \approx 9.75 \times 10^{-9}$  A and  $v_{D1} = 564$  mV.

Under forward bias with vp >> nVm we have

$$i_{D1} \cong I_s exp\left(\frac{v_{D1}}{nv_m}\right)$$
 and  $i_{D2} \cong I_s exp\left(\frac{v_{D2}}{nv_m}\right)$ 

Dividing the respective sides of these equations we obtain:

$$\frac{\mathbf{i}_{D2}}{\mathbf{i}_{D1}} = \frac{\mathbf{I}_{s} exp\left(\frac{\mathbf{v}_{D2}}{n\mathbf{v}_{T}}\right)}{\mathbf{I}_{s} exp\left(\frac{\mathbf{v}_{D1}}{n\mathbf{v}_{T}}\right)} = exp\left(\frac{\mathbf{v}_{D2} - \mathbf{v}_{D1}}{n\mathbf{v}_{T}}\right)$$

Solving for  $\Delta v_D^{} = v_{D2}^{} - v_{D1}^{}$  we have

$$\Delta v_{D} = n v_{T} ln \left[ \frac{i_{D2}}{i_{D1}} \right]$$

Computing the desired results we have:

n	$i_{D2}/i_{D1}$	$\Delta v_D$ (mV)	
1	2	18	
1	10	60	
2	2	36	
2	10	120	

# Problem 3.79

- (a) By symmetry,  $I_A = I_B = 100 \text{ mA}$ .
- (b) Solving the Shockley equation for I we have

$$I_{s} = \frac{i_{D}}{\exp(v_{D}/nV_{T}) - 1}$$

Substituting values for diode A at 300 K:

$$V_{TA} = \frac{kT}{q} = 25.86 \text{ mV}$$

$$I_{SA} = \frac{100 \text{ mA}}{\exp(0.7/0.026) - 1}$$

$$= 1.75 \times 10^{-13} \text{ A}$$

Similarly for diode B at 305 K we have

$$V_{TB} = 26.29 \text{ mV}$$
 and  $I_{SB} = 3.5 \times 10^{-13} \text{ A}$ 

Now we must have

$$0.20 = I_A + I_B$$

$$0.20 = [1.75exp(v/25.86) + 3.5exp(v/26.29)] \times 10^{-13}$$

in which we have assumed that v is expressed in mV. We solve this equation by trial and err resulting in v = 696.6 mV. Then we can compute the currents as  $I_{\rm A}$  = 87 mA and  $I_{\rm R}$  = 113 mA.

# Problem 3.80

First we compute  $\mathbf{I}_{\mathbf{S}}$  assuming that the series resistance is zero.

$$I_{S} = \frac{i_{D}}{\exp(v_{D}/nV_{T}) - 1}$$


$$= \frac{10^{-3}}{\exp(650/26) - 1}$$

$$= 1.39 \times 10^{-14}$$

Then the diode voltage is given by

$$v_{D} = nV_{T}ln\left[\frac{i_{D}}{I_{s}} + 1\right] + R_{s}i_{D}$$

The plots are shown on the next page.



For the first diode we have:

$$i_{D1} = I_{S1} \left[ exp \left( \frac{V_{D1}}{V_{T}} \right) - 1 \right]$$

Substituting values and solving for  $I_{s1}$  yields


$$I_{s1} = 9.50 \times 10^{-14} \text{ A}$$

$$I_{s2} = I_{s1}/2 = 4.75 \times 10^{-14}$$

$$v_{D2} = V_{T} \ln \left[ \frac{i_{D}}{I_{s2}} + 1 \right]$$

$$= 0.026 \ln \left[ \frac{10^{-3}}{4.75 \times 10^{-14}} + 1 \right]$$

$$= 618 \text{ mV}$$




Problem 3.83

The two capacitances are the depletion capacitance which is most important under reverse bias and the diffusion capacitance which is most important under forward bias.

Problem 3.84

See Figure 3.50 in the book.

Problem 3.85



The reverse recovery time is the sum of the storage interval and the transition interval.

$$\varepsilon = \varepsilon_{r} \varepsilon_{0} = 3.97 \times 8.85 \times 10^{-12} = 35.1 \times 10^{-12}$$

$$C = \frac{\varepsilon A}{d} \Rightarrow A = \frac{Cd}{\varepsilon} = \frac{30 \times 10^{-12} \times 10^{-7}}{35.1 \times 10^{-12}} = 8.55 \times 10^{-8}$$

$$L = \sqrt{A} = \sqrt{8.55 \times 10^{-8}} = 292 \ \mu m$$

# Problem 3.87

$$c_{j} = \frac{c_{j0}}{\left[1 - (v_{DQ}/\phi_{0})\right]^{m}}$$

m	$V_{DQ} = -1 V$	$V_{DQ} = -10 \text{ V}$
1/2 1/3	70.7 pF	30.2 pF
1/3	79.4 pF	45.0 pF

### Problem 3.88

$$c_{\text{dif}} = \frac{\tau_{\text{T}} I_{\text{DQ}}}{V_{\text{T}}} \qquad I_{\text{DQ}} \cong I_{\text{s}} \exp(V_{\text{DQ}}/V_{\text{T}})$$

$$c_{\text{dif}} = 3.94 \times 10^{-17} \times \exp(V_{\text{DQ}}/0.026)$$

$$C_{\text{dif}}$$

$$18.9 \mu F$$

$$18.9 \mu F$$

$$a + his point.$$

# Problem 3.89

(a) Under reverse bias, C<sub>dif</sub> is negligible. The depletion capacitance is given by:


$$C_{j} = \frac{C_{j0}}{\left[1 - (V_{DQ}/\phi_{0})\right]^{m}} = \frac{5 \text{ pF}}{\left[1 - (-20/0.9)\right]^{0.333}} = 1.75 \text{ pF}$$

(b) 
$$c_{dif} = \frac{\tau_T^I_{DQ}}{V_T} = 231 pF$$

$$r_{d} = \frac{nV_{T}}{I_{DQ}} = 26 \Omega$$

$$V_{DQ} = nV_{T}ln(I_{DQ}/I_{S}) = 0.718 V$$

$$C_{j} = \frac{C_{j0}}{\left[1 - (V_{DQ}/\phi_{0})\right]^{m}} = \frac{5 \text{ pF}}{\left[1 - (0.718/0.9)\right]^{0.333}} = 8.51 \text{ pF}$$



(c) Similarly for  $I_{DQ} = 10$  mA, we have

$$c_{dif} = 2310 \text{ pF} \quad V_{DQ} = 0.778 \text{ V} \quad c_{j} = 9.7 \text{ pF} \quad r_{d} = 2.6 \Omega$$

# Problem 3.90

(a) 
$$i_D(0-) = (5 - 0.67)/(5 k\Omega) = 0.866 mA$$

$$i_D(0+) = -(5 + 0.62)/(5 k\Omega) = -1.124 mA$$

$$R_{S} = \frac{V_{D}(0-) - V_{D}(0+)}{i_{D}(0-) - i_{D}(0+)} = \frac{(0.67 - 0.62) \text{ V}}{(0.866 + 1.124) \text{ mA}} = 25 \text{ }\Omega$$

(b) 
$$c_{j0} = \left[\frac{dQ}{dv_D}\right]_{v_{DQ}} = 0$$
 - 7 pF

(We must subtract the input capacitance of the oscilloscope.)

$$c_{j0} = \frac{dQ/dt}{\left(\frac{dv_D}{dt}\right)_{V_{DQ}=0}} - 7 pF$$

From Figure P3.90 we see that  $V_{DQ}=0$  at  $t=1~\mu s$ . Also  $dQ/dt=i_D=-1$  mA when  $V_{DQ}=0$ .

$$c_{j0} = \frac{-10^{-3}}{-30 \times 10^{6}} - 7 \text{ pF}$$
  
= 26.3 pF


(c) 
$$t_s = \tau_T \ln \left( \frac{I_F - I_R}{I_R} \right) \approx 1 \ \mu s$$

$$I_F = i_D(0-) = 0.866 \text{ mA}$$
  $I_R = i_D(0+) = -1.124 \text{ mA}$ 


Substituting values and solving we obtain  $\tau_m$  = 1.75  $\mu s$ .

# Problem 3.91


The diagram of one design is shown on the next page. Diodes  $D_1$  and  $D_2$  form the temperature probe.  $R_7$  is adjusted to obtain zero output voltage when the temperature is zero.  $R_{10}$  is adjusted to obtain an output voltage of 5 V for a temperature of 50°C. The schematic is stored in the file named P3\_91.



The schematic is stored in the file named P3\_92. The circuit diagram is:




The output voltage and diode current versus time for  $C = 1000 \mu F$ :




	1000 µF	2000 µF
V <sub>L,avg</sub>	8.7 V	8.9 V
I <sub>D,peak</sub>	1.5 A	2.0 A
V <sub>r,p-p</sub>	1.2 V	0.6 V

The output voltage and diode current versus time for  $C=2000~\mu F$  are shown below:




# Problem 3.93


The simulation is stored in the file named P3\_93. The circuit diagram is:



Plots of the diode characteristics are shown on the next page.



Plots of the dynamic resistance are:



### Chapter 4

### Exercise 4.1

$$\begin{split} \mathbf{i}_{E} &= \mathbf{I}_{ES} [\exp(\mathbf{v}_{BE}/\mathbf{v}_{T}) - 1] \\ \mathbf{v}_{BE} &= \mathbf{V}_{T} \ln[(\mathbf{i}_{E}/\mathbf{I}_{ES}) + 1] = 0.026 \ln[(10^{-2}/10^{-14}) + 1] \\ \mathbf{v}_{BE} &= 0.718 \text{ V} \\ \mathbf{v}_{BC} &= \mathbf{v}_{BE} - \mathbf{v}_{CE} = 0.718 - 5 = -4.28 \text{ V} \\ \alpha &= \mathbf{i}_{C}/\mathbf{i}_{E} = \frac{\mathbf{i}_{C}}{\mathbf{i}_{C} + \mathbf{i}_{B}} = \frac{\beta \mathbf{i}_{B}}{\beta \mathbf{i}_{B} + \mathbf{i}_{B}} = \frac{\beta}{\beta + 1} = \frac{50}{50 + 1} \\ \alpha &= 0.980 \\ \mathbf{i}_{C} &= \alpha \mathbf{i}_{E} = 9.8 \text{ mA} \\ \mathbf{i}_{B} &= \mathbf{i}_{C}/\beta = 0.196 \text{ mA} \end{split}$$

# Exercise 4.2

$$\beta = \frac{\alpha}{1 - \alpha}$$

α	β
0.900	9
0.990	99
0.999	999

# Exercise 4.3

$$i_B = i_E - i_C = 0.5 \text{ mA}$$


$$\alpha = i_C/i_E = 0.95$$


$$\beta = \alpha/(1 - \alpha) = 19$$

# Exercise 4.4

The output characteristics are identical to Figure 4.4b in the book except that the values on the ic axis must be doubled.


The load lines for  $v_{in} = -0.8 \text{ V}$  and 0.8 V are shown below.







The results are  $V_{\text{CEmax}} \cong 9.0 \text{ V}, V_{\text{CEQ}} \cong 5.0 \text{ V}, V_{\text{CEmin}} \cong 1.0 \text{ V}.$ 

The load lines are shown below.





From the load lines we find  $V_{\text{CEmax}} \cong 9.8 \text{ V}, V_{\text{CEQ}} \cong 7.0 \text{ V}, \text{ and } V_{\text{CEmin}} \cong 3.0 \text{ V}.$ 



Pick a point in the active region such as the one indicated by the arrow. Then  $\beta=i_{\text{C}}/i_{\text{B}}=(1.5~\text{mA})/(30~\mu\text{A})=50.~\alpha=\beta/(\beta+1)=0.98.$  Slightly different answers will result from different points in the active region depending on the transistor.

### Exercise 4.8

The equation for the input circuit is

$$v_{in}(t) + R_{Bi_{B}} - v_{BE} - 9 + 8.2 = 0$$

Substituting values and rearranging we have

$$v_{BE} - 8000i_{B} = -0.8 + 0.2\sin(2000\pi t)$$

The corresponding load line is plotted on the next page. From the load line we determine that  $I_{Bmax}$   $\cong$  48  $\mu A$ ,  $I_{BQ}$   $\cong$  24  $\mu A$  and  $I_{Bmin}$   $\cong$  5  $\mu A$ .


The equation for the output circuit is

$$v_{CE} - R_{Ci_C} + 9 = 0$$

Substituting values and rearranging we have


$$v_{CE} - 3000i_{C} = -9$$

which is plotted as the load line on the output characteristics as shown. From the output load line we find  $V_{CEmax} = -1.8 \text{ V}$ ,  $V_{CEQ} = -5.4 \text{ V}$  and  $V_{CEmin} = -8.25 \text{ V}$ . Then we have  $V_{CE} = -2.4 \text{ V}$  which yields  $V_{CE} = -2.2 \text{ V}$ ,  $V_{CE} = -3.6 \text{ V}$ ,  $V_{CE} = -3.6 \text{ V}$ .



- (a)  $V_{\rm BE} = -0.2$  V and  $V_{\rm CE} = 5$  V, because we have  $v_{\rm BE} < 0.5$ , the transistor is in cutoff.
- (b)  $I_B = 50~\mu\text{A}$  and  $I_C = 2~\text{mA}$ , because we have  $I_C < \beta I_B$  the transistor is in saturation.
- (c)  $V_{CE}$  = 5 V and  $I_B$  = 50  $\mu A$ , because we have  $V_{CE}$ > 0.2 and  $I_B$  > 0, the transistor is in the active region.

#### Exercise 4.10



- (a) Let us assume operation in the active region. Then we have  $I_B = (V_{CC} 0.7)/R_B = 71.5 \ \mu\text{A}, \ I_C = \beta I_B = 3.575 \ \text{mA}, \ \text{and} \ V_{CE} = V_{CC} R_{C}I_{C} = 11.4 \ \text{V}.$  Because we found  $V_{CE} > 0.2 \ \text{V}$ , the active-region assumption is valid and the results are correct.
- (b) Again let us assume operation in the active region. Then we have  $I_B = (V_{CC} 0.7)/R_B = 71.5~\mu\text{A},~I_C = \beta I_B = 17.9~\text{mA},~\text{and}~V_{CE} = V_{CC} R_C I_C = -2.9~\text{V}.$  Because we found  $V_{CE} < 0.2~\text{V},~\text{the active-region assumption is invalid, and the results are not correct.}$


Therefore let us assume operation in saturation. Then we have  $I_B = (V_{CC} - 0.7)/R_B = 71.5~\mu\text{A},~I_C = (V_{CC} - 0.2)/R_C = 14.8$  mA. Because we have  $\beta I_B > I_C$  the saturation-region assumption is valid.

### Exercise 4.11

The load-line equation is

$$V_{CC} = R_C I_C + V_{CE}$$
 or  $20 = 5000 I_C + V_{CE}$ 

A plot of the load line is:




(a) 
$$I_B = I_C/\beta = (2 \text{ mA})/100 = 20 \mu A$$

$$R_{B} = \frac{V_{CC} - V_{BE}}{R_{B}} = \frac{20 - 0.7}{20 \times 10^{-6}} = 965 \text{ k}\Omega$$

(b) 
$$I_B = I_C/\beta = (2 \text{ mA})/300 = 6.67 \mu A$$

$$R_{B} = \frac{V_{CC} - V_{BE}}{R_{B}} = \frac{20 - 0.7}{6.67 \times 10^{-6}} = 2.9 \text{ M}\Omega$$

#### Exercise 4.12



(a) 
$$I_B = \frac{V_{CC} + V_{BE}}{R_B} = \frac{20 - 0.7}{1 M\Omega} = 19.3 \mu A$$

We assume operation in the active region. Then we have

$$I_C = \beta I_B = 0.965 \text{ mA}$$
 $V_{CE} = -20 + R_C I_C = -10.35 \text{ V}$ 

Because  $V_{\rm CE}$  < -0.2 V, the transistor is in fact operating in the active region and the problem is solved.

(b) As in part (a) we have  $I_{\rm B}$  = 19.3  $\mu A$ . We start by assuming operation in the active region resulting in

$$I_C = \beta I_B = 2.90 \text{ mA}$$
  
 $V_{CE} = -20 + R_C I_C = 9 \text{ V}$ 

Because  $V_{\rm CE}$  > -0.2 V, the active region assumption is not valid. Therefore assume operation in saturation, in which case we have

$$I_{B} = \frac{V_{CC} + V_{BE}}{R_{B}} = \frac{20 - 0.7}{1 \text{ M}\Omega} = 19.3 \text{ } \mu\text{A}$$

$$V_{CE} = -0.2 \text{ } V$$

$$I_{C} = \frac{V_{CC} - 0.2}{R_{C}} = 1.98 \text{ } \text{mA}$$

Then because  $\beta I_B > I_C$  the transistor is operating in saturation, and the problem is solved.

# Exercise 4.13

$$R_{1} = 100 \text{ k}\Omega \qquad R_{2} = 50 \text{ k}\Omega$$

$$R_{B} = \frac{1}{1/R_{1} + 1/R_{2}} = 33.3 \text{ k}\Omega$$

$$V_{B} = V_{CC} \frac{R_{2}}{R_{1} + R_{2}} = 5 \text{ V}$$

$$I_{B} = \frac{V_{B} - V_{BE}}{R_{B} + (\beta + 1)R_{E}} = \frac{5 - 0.7}{33.3k + (\beta + 1)1k}$$

$$I_{C} = \beta I_{B}$$

$$I_{E} = I_{C} + I_{B}$$

$$V_{CE} = V_{CC} - R_{C}I_{C} - R_{E}I_{E}$$

β	I <sub>B</sub> (μA)	I <sub>C</sub> (mA)	I <sub>E</sub> (mA)	V <sub>CE</sub> (V)
	32.0	3.20	3.23	8.57
300	12.9	3.86	3.87	7.27

In Example 4.7 the ratio of the collector currents is 4.24/4.12 = 1.029. For the higher resistor values in this exercise the ratio is 3.86/3.20 = 1.21. In general higher resistance values in the four-resistor bias circuit lead to

greater changes in the bias point with changes in  $\beta$ . The SPICE simulation is stored in the file named Exer4 13.

### Exercise 4.14

For the four-resistor bias circuit we have:

$$R_{B} = \frac{1}{1/R_{1} + 1/R_{2}}$$

$$v_{B} = v_{CC} \frac{R_{2}}{R_{1} + R_{2}}$$

$$I_{B} = \frac{V_{B} - V_{BE}}{R_{B} + (\beta + 1)R_{E}} \qquad I_{C} = \beta I_{B}$$

$$V_{CE} = V_{CC} - R_{C}I_{C} - R_{E}I_{E}$$

- (a) An increase in  $R_C$  has no effect on  $I_C$  (provided that operation remains in the active region).
- (b) An increase in R<sub>E</sub> decreases I<sub>B</sub> and I<sub>C</sub>.
- (c) An increase in R<sub>1</sub> decreases V<sub>B</sub> I<sub>B</sub> and I<sub>C</sub>.
- (d) An increase in R2 increases VB IB and Ic.
- (e) An increase in β increases I<sub>c</sub>.

# Exercise 4.15

- (a) An increase in R<sub>C</sub> reduces V<sub>CE</sub>.
- (b) An increase in R<sub>1</sub> increases V<sub>CE</sub>.
- (c) An increase in R2 decreases VCE.
- (d) An increase in  $\beta$  decreases  $V_{CE}$ .

# Exercise 4.16

Because  $\rm V_{BE}\cong 0.7~V$  for  $\rm Q_1$  and  $\rm Q_2$  and because the bases are grounded, the voltage at the top node of the 2-mA current source is -0.7 V.

Assuming that the area of  $Q_2$  is twice that of  $Q_1$ , we have  $I_{E2}=2I_{E1}$ . Also we must have  $I_{E1}+I_{E2}=2$  mA. These facts yield  $I_{E1}=0.667$  mA and  $I_{E2}=1.333$  mA.

Then we have  $I_{C2} = \alpha I_{E2} = 0.99(1.333) = 1.320 \text{ mA}$ .  $I_1 = I_{C2} - I_{B3} = 1.32 - (1 - 0.99)5 = 1.27 \text{ mA}$ . Finally  $V_0 = 0.7 - 5000I_1 + 15 = 9.35 \text{ V}$ .

#### Exercise 4.18

$$\alpha = \beta/(\beta + 1) = 0.990$$

$$I_{C1} = \alpha I_{E1} = 0.99 \text{ mA}$$

$$5000(I_{C1} - I_{B2}) = 0.7 + 2000I_{E2}$$

$$5000(0.99 \times 10^{-3} - I_{B2}) = 0.7 + 2000(\beta + 1)I_{B2}$$

$$I_{B2} = 20.53 \mu A \qquad I_{C2} = \beta I_{B2} = 2.053 \text{ mA}$$

$$V_{O} = 6000I_{C2} - 15$$

$$= -2.68 \text{ V}$$

# Exercise 4.19

$$g_{m} = I_{CQ}/V_{T}$$
  $r_{\pi} = \frac{\beta V_{T}}{I_{CQ}}$ 

I <sub>CQ</sub>	(mA)	gm	(ms)	$r_{\pi}$	(Ω)
1		38.5		2600	
10		385		260	

# Exercise 4.20

We analyzed the bias circuit in Example 4.7. For  $\beta$  = 300 we determined that  $\rm I_{CO}$  = 4.24 mA.

$$r_{\pi} = \frac{\beta V_{T}}{I_{CQ}} = 1839 \Omega$$

$$R'_{L} = \frac{1}{1/R_{L} + 1/R_{C}} = 667 \Omega$$

$$R_{B} = R_{1} | | R_{2} = 3.33 k\Omega$$

$$A_{V} = \frac{V_{O}}{v_{in}} = -\frac{\beta R'_{L}}{r_{\pi}} = -109$$

$$A_{VO} = \frac{V_{O}}{v_{in}} = -\frac{\beta R_{C}}{r_{\pi}} = -163$$

$$Z_{it} = r_{\pi} = 1839$$

$$Z_{in} = \frac{1}{1/R_{B} + 1/Z_{it}} = 1185 \Omega$$

$$A_{i} = \frac{i_{O}}{i_{in}} = A_{V}^{Z_{in}} = -64.6$$

$$G = A_{i}A_{V} = 7039$$

$$Z_{O} = R_{C} = 1 k\Omega$$

$$V_{in} = V_{S} = \frac{Z_{in}}{Z_{in} + R_{S}} = 0.703V_{S}$$

$$V_{O} = A_{V}V_{in} = -76.6V_{S}$$

$$V_{O}(t) = -76.6 \sin(\omega t) mV$$

$$R_B = R_1 | R_2 = 50 \text{ k}\Omega$$

$$V_B = V_{CC} \frac{R_1}{R_1 + R_2} = 10 \text{ V}$$

$$V_{B} = R_{B}I_{BQ} + V_{BEQ} + R_{E}(1 + \beta)I_{BQ}$$

Substituting values, we find  $I_{BO} = 14.26 \mu A$ . Then we have

$$I_{CO} = \beta I_{BO} = 4.28 \text{ mA}$$

$$r_{\pi} = \frac{\beta V_{T}}{I_{CO}} = 1823 \Omega$$

$$R'_{L} = \frac{1}{1/R_{L} + 1/R_{E}} = 667 \Omega$$

$$A_{V} = \frac{(1 + \beta)R'_{L}}{r_{\pi} + (1 + \beta)R'_{L}} = 0.991$$

$$z_{it} = \frac{v_{in}}{i_b} = r_{\pi} + (1 + \beta)R'_{L} = 202.5 \text{ k}\Omega$$


$$z_{i} = \frac{1}{1/R_B + 1/Z_{it}} = 40.1 \text{ k}\Omega$$

$$R'_{s} = \frac{1}{1/R_{s} + 1/R_{1} + 1/R_{2}} = 8.33 \text{ k}\Omega$$

$$Z_{O} = \frac{v_{X}}{1_{X}} = \frac{1}{\frac{1+\beta}{R_{C}' + r_{\pi}} + \frac{1}{R_{E}}} = 33.2 \Omega$$

$$A_{i} = A_{v} \frac{Z_{i}}{R_{L}} = 39.7$$

$$G = A_v A_i = 39.4$$



From the equivalent circuit we can write:  $v_{in} = -r_{\pi}i_{b}$  and  $v_{o} = -\beta i_{b}R'_{L}$ . Dividing the respective sides of these equations we obtain:

$$A_{V} = \frac{\beta R_{L}'}{r_{\pi}}$$


Writing a current equation at the input terminal we have:

$$i_{in} = v_{in}/R_E - (\beta + 1)i_b$$

Then we substitute  $i_b = -v_{in}/r_{\pi}$  and rearrange to obtain:

$$R_{in} = \frac{v_{in}}{i_{in}} = \frac{1}{1/R_E + (\beta + 1)/r_\pi}$$

The equivalent circuit for determining the output impedance is:



From the circuit we can write:


$$v_1/R_s + v_1/R_E = (\beta + 1)i_b$$
 and  $v_1 = -r_{\pi}i_b$ 

Using the second equation to substitute into the first, we obtain  $i_b = 0$ . Thus the controlled source  $\beta i_b$  is an open circuit, and we have

$$R_0 = v_x/i_x = R_C$$

#### Exercise 4.23

The dc circuit is:



# Exercise 4.24

From the equivalent circuit shown in Figure 4.40 in the book we can write:


$$\frac{\mathbf{v_o}}{\mathbf{R_L'}} + \frac{\mathbf{v_o} - \mathbf{v_{in}}}{\mathbf{R_B}} + \beta \mathbf{i_b} = 0$$

Then using  $i_b = v_{in}/r_{\pi}$  to substitute for  $i_b$  and rearranging the resulting equation we obtain:

$$A_{v} = \frac{v_{o}}{v_{in}} = \frac{R'_{L}(r_{\pi} - \beta R_{B})}{r_{\pi}(R'_{L} + R_{B})}$$

### Exercise 4.25

To determine the input resistance, we use this equivalent circuit:



From the circuit we can write:

$$i_{in} = \frac{v_{in}}{r_{\pi}} + \frac{v_{in} - v_{o}}{R_{B}} \tag{1}$$

$$\frac{v_{o}}{R'_{L}} + \frac{v_{o} - v_{in}}{R_{B}} + \beta \frac{v_{in}}{r_{\pi}} = 0$$
 (2)


Now we solve Equation (2) for  $v_0$ , use the resulting expression to substitute for  $v_0$  in Equation (1), and rearrange the resulting equation to obtain:

$$R_{in} = \frac{v_{in}}{i_{in}} = \frac{(R_B + R'_L)r_{\pi}}{r_{\pi} + R_B + (\beta + 1)R'_L}$$

To determine the output resistance, we use the equivalent circuit shown on the next page, from which we can write:

$$i_y = \frac{v_x}{R_B + R_s r_{\pi} / (R_s + r_{\pi})} + \beta i_b$$
 (3)

$$i_b = \frac{v_x}{R_B + R_s r_{\pi} / (R_s + r_{\pi})} \times \frac{R_s}{R_s + r_{\pi}}$$
 (4)



Now we use Equation(4) to substitute for  $i_{\rm b}$  in Equation (3) and rearrange to obtain:

$$R_{ot} = \frac{R_B R_s + R_B r_{\pi} + R_s r_{\pi}}{(\beta + 1)R_s + r_{\pi}}$$

Finally, we have

$$R_o = R_C | R_{ot}$$

# Exercise 4.26


$$V_{o} = V_{CC} = 3 \text{ V for } V_{in} < 0.7 \text{ V}$$

$$V_{o} = V_{CC} - R_{C}\beta[(V_{in} - 0.7)/R_{B}]$$

$$= 3 - 0.4\beta(V_{in} - 0.7) \qquad \text{for } V_{in} > 0.7 \text{ and } V_{o} > 0.2$$

$$V_{o} = 0.2 \qquad \text{otherwise}$$

The plots are shown in Figure 4.44 in the book.



For the BJT to be in saturation, we must have:

$$\beta I_{B} > I_{C}$$
  
 $\beta (V_{in} - 0.7)/R_{B} > (V_{CC} - 0.2)/R_{C}$ 

Substituting values and rearranging, we find


$$R_B < 8.16 k\Omega$$


# Problem 4.1

See Figure 4.1b in the book.

## Problem 4.2

To forward bias a <u>pn</u> junction, the p-side of the junction should be connected to the positive voltage. In the active region, forward bias is applied to the emitter--base junction, and reverse bias is applied to the collector--base junction.







# Problem 4.4

At 180°C the base-to-emitter voltage is

$$v_{BE} = 0.7 - 0.002(180 - 30) = 0.4 \text{ V}$$


Sketches of the input characteristics are shown below.





# Problem 4.6

See Figure 4.5b in the book.  $\rm V_{A}$  is the Early voltage and  $\rm V_{B}$  is the breakdown voltage.



$$\beta = i_C/i_B = (9 \text{ mA})/(0.3 \text{ mA}) = 30$$

$$\alpha = \beta/(\beta + 1) = 30/31 = 0.9677$$

$$i_E = i_C + i_B = 9.3 \text{ mA}$$

## Problem 4.9

$$\alpha = \beta/(\beta + 1) = 50/51 = 0.9804$$

## Problem 4.10

Equation 4.1 in the book states

$$i_{E} = I_{ES} \left[ exp \left( \frac{V_{BE}}{V_{m}} \right) - 1 \right]$$

Solving for v<sub>RE</sub> we obtain

$$v_{BE} = V_{T} ln(i_{E}/I_{ES} + 1) = 0.026 ln(10^{-2}/10^{-13} + 1) = 0.6585 \text{ V}$$

$$v_{BC} = v_{BE} - v_{CE} = 10 - 0.6585 = -9.34 \text{ V}$$

$$i_{B} = i_{E}/(\beta + 1) = 99.01 \mu A$$

$$i_{C} = i_{E} - i_{B} = 9.901 \text{ mA}$$

$$\alpha = \beta/(\beta + 1) = 0.9901$$

## Problem 4.11

$$I_{B2} + I_{C1} + I_{B1} = 1 \text{ mA}$$

Because the transistors are identical and have equal  $V_{BE}$ , we conclude that  $I_{B2}$  =  $I_{B1}$  and  $I_{C2}$  =  $I_{C1}$ . Furthermore  $I_{C1}$  =  $\beta I_{B1}$ .

$$I_{B1} + 100I_{B1} + I_{B1} = 1 \text{ mA} \Rightarrow I_{B1} = 9.804 \mu\text{A}$$

$$I_{C1} = I_{C2} = \beta I_{B1} = 0.9804 \text{ mA}$$

$$I_{E1} = (\beta + 1)I_{B1} = 0.9902 \text{ mA}$$

Solving Equation 4.1 for  $V_{\mbox{\footnotesize BE}}$  we have

$$V_{BE} = V_{T} ln(I_{E}/I_{ES} + 1)$$

$$= 0.026 ln[(0.9902 \times 10^{-3})/10^{-14} + 1]$$


$$= 0.6583 V$$

## Problem 4.12

$$V_{BE1} = V_{BE2}$$
 $V_{T}ln(I_{E1}/I_{ES1} + 1) = V_{T}ln(I_{E2}/I_{ES2} + 1)$ 
 $I_{E1}/I_{E2} = I_{ES1}/I_{ES2} = 0.1$ 

Therefore we can write

$$I_{B1}/I_{B2} = I_{C1}/I_{C2} = 0.1$$
 $I_{B2} + I_{C1} + I_{B1} = 1 \text{ mA}$ 
 $10I_{B1} + 100I_{B1} + I_{B1} = 1 \text{ mA}$ 
 $I_{B1} = 9.009 \mu A$ 
 $I_{C1} = \beta I_{B1} = 0.9009 \text{ mA}$ 
 $I_{C2} = 10I_{C1} = 9.009 \text{ mA}$ 
 $I_{E1} = (\beta + 1)I_{B1} = 0.9099 \text{ mA}$ 
 $V_{BE2} = V_{BE1} = V_{T} \ln(I_{E1}/I_{ES1} + 1)$ 
 $= 0.026 \ln(0.9099 \times 10^{-3}/10^{-14} + 1)$ 
 $= 0.6561 \text{ V}$ 



Because the transistors are identical and  $v_{BE}$  is the same for both transistors, we conclude that  $i_{C1}=i_{C2}$  and  $i_{B1}=i_{B2}$ . Thus we have

$$\beta_{\text{eq}} = \frac{i_{\text{C}}}{i_{\text{B}}} = \frac{i_{\text{C1}} + i_{\text{C2}}}{i_{\text{B1}} + i_{\text{B2}}} = \frac{2i_{\text{C1}}}{2i_{\text{B1}}} = \beta_{1} = 100$$

$$i_{\text{E}} = i_{\text{E1}} + i_{\text{E2}}$$


$$i_E = I_{ES1} exp(v_{BE}/V_T - 1) + I_{ES2} exp(v_{BE}/V_T - 1)$$

 $i_E = (I_{ES1} + I_{ES2}) \exp(v_{BE}/V_T - 1) = I_{ESeq} \exp(v_{BE}/V_T - 1)$ Thus we conclude that

$$I_{ESeq} = I_{ES1} + I_{ES2} = 2 \times 10^{-13} A$$

## Problem 4.14

(a)



$$I_B = (15 - 0.7)/(680 \text{ k}\Omega) = 21.0 \mu\text{A}$$

$$I_C = (15 - 7)/(10 \text{ k}\Omega) = 0.800 \text{ mA}$$

$$\beta = I_C/I_B = 38.1$$
(b)

$$I_B = (15 - 0.7)/(56 \text{ k}\Omega) = 0.255 \text{ mA}$$

$$I_C = 5/(1 \text{ k}\Omega) = 5 \text{ mA}$$

$$\beta = I_C/I_B = 19.6$$

# Problem 4.15

Solving Equation 4.1 for I<sub>ES</sub> we have

$$I_{ES} = \frac{I_{E}}{\left[exp\left(\frac{v_{BE}}{v_{T}}\right) - 1\right]} = \frac{10 \times 10^{-3}}{\left[exp\left(\frac{0.700}{0.026}\right) - 1\right]} = 2.03 \times 10^{-14} \text{ A}$$


Then for  $I_E = 1$  mA we have:

$$V_{BE} = V_{T} ln(I_{E}/I_{ES} + 1)$$

$$= 0.026 ln[(10^{-3}/2.03 \times 10^{-14}) + 1]$$

$$= 0.640 V$$

Similarly for  $I_E$  = 0.1 mA we obtain  $V_{BE}$  = 0.580 V.




Adjust the potentiometers for  $I_B$  = 1  $\mu A$  with the 1000 scale,  $I_B$  = 10  $\mu A$  with the 100 scale, and  $I_B$  = 100  $\mu A$  with the 10 scale.

All fixed resistors are  $\pm 5\%$  tolerance. The  $3.3-k\Omega$  resistor limits current if the test terminals are accidentally shorted together.

The 2.2  $k\Omega$  resistor and Zener diode form a voltage regulator that ensures that the base current is nearly independent of battery voltage.

# Problem 4.17

The schematic is stored in the file named P4\_17. The output characteristics are shown on the next page.



The schematic is stored in the file named P4\_18. The input characteristic is shown above.

# Problem 4.19

Distortion occurs in BJT amplifiers mainly because of the curvature of the input characteristic. Nonuniform spacing and curvature of the output characteristics also contributes to distortion. If the BJT is driven into cutoff or saturation, clipping (which is a severe form of distortion) occurs.

# Problem 4.20


The equation for the input load line is

$$V_{BB} + v_{in}(t) = R_B i_B(t) + v_{BE}(t)$$

Substituting values we have:

$$0.8 + 0.2\sin(2000\pi t) = 40 \times 10^{3}i_{B} + v_{BE}$$

Load lines are shown on the input characteristic:




The equation for the output load line is

$$V_{CC} = R_{C}i_{C} + V_{CE}$$

$$20 = 2000i_{C} + v_{CE}$$

This is plotted below:



From these load lines we find:


	v <sub>in</sub> =	+0.2 V	$v_{in} = 0$	$v_{in} = -0.2 \text{ V}$
i <sub>B</sub> (μA)	1	0	5.5	1.25
i <sub>C</sub> (mA)		4	2.2	0.5
V <sub>CE</sub> (V)	1	.2	15.6	18.9

The voltage gain is

$$A_{V} = -(V_{CEmax} - V_{CEmin})/0.4 \approx -(18.9 - 12)/0.4 = -17.25$$

# Problem 4.21


The input load line is the same as in Problem 4.20. The output load line is



From these load lines we find:

	$v_{in} = +0.2 V$	$v_{in} = 0$	$v_{in} = -0.2 V$
i <sub>B</sub> (μA)	10	5.5	1.25
i <sub>C</sub> (mA)	2	2	0.5
v <sub>CE</sub> (V)	0.2	0.2	15

Because  $V_{\rm CEmin} = V_{\rm CEQ}$  the waveform is severely distorted. The circuit schematic is stored in the file named P4\_21. A plot of  $V_{\rm CE}(t)$  is:




## Problem 4.22

The equation for the input load line is

$$0.3 + v_{in}(t) = 40 \times 10^{3} i_{B} + v_{BE}$$


Plotting load lines for  $v_{in} = -0.2$ , 0 and +0.2 V results in



We have  $I_{Bmax} \cong I_{BQ} \cong I_{Bmin}$ , so there is virtually no signal at the output. Furthermore,  $V_{CEmin} \cong V_{CEQ} \cong V_{CEmax} \cong 20 \text{ V}$ .

See Figure 4.16 in the book.

#### Problem 4.24



# Problem 4.25

Assuming that current is constant at 2 mA we have

$$V_{BET2} = V_{BET1} + (2 mV) (T_2 - T_1)$$

$$= -0.7 + 0.002 (180 - 30)$$

$$= -0.4 V$$

At 180° we have 
$$V_T = kT/q = \frac{1.38 \times 10^{-23}(273 + 180)}{1.60 \times 10^{-19}} = 39.1 \text{ mV}.$$

Now we compute the value of Is for a temperature of 180°.

$$I_{S} = \frac{I_{C}}{\exp(V_{BE}/V_{T} - 1)} = \frac{2 \times 10^{-3}}{\exp(0.4/0.0391 - 1)} = 71.6 \text{ nA}$$

Finally we compute V<sub>RE</sub> for a current of 0.1 mA at 180°C.

$$V_{BE} = V_{T} ln(I_{C}/I_{S} + 1) = 0.0391 ln[10^{-4}/(71.6 \times 10^{-9} + 1)]$$
  
= 0.283 V

See Figure 4.19 in the book.

#### Problem 4.27

See Figure 4.19 in the book.

#### Problem 4.28

- (a) Active.
- (b) Cutoff.
- (c) Cutoff.
- (d) Saturation.

#### Problem 4.29

- (a) Cutoff.
- (b) Saturation.
- (c) Active.


#### Problem 4.30

Step 1: Assume an operating region for the BJT.

Step 2: Solve the circuit to find Ic, IB and VCE.


Step 3: Check to see if the values found in step 2 are consistent with the assumed operating state. If so the solution is complete, otherwise return to step 1.

## Problem 4.31



The main problem with this fixed-base bias circuit is that  $\mathbf{I}_{B}$  is constant with changes in  $\beta$ . Typically  $\beta$  varies by three to one between units of the same type. Thus some transistors may be biased near cutoff and others in saturation.

#### Problem 4.32



Design so that  $V_B = V_{CC}R_2/(R_1 + R_2)$  is much greater than changes in  $V_{BE}$  from unit to unit and with temperature. Select component values so  $I_2$  is much greater than  $I_B$ . A commonly used design rule is to pick  $I_2$  ten to twenty times the nominal value of  $I_B$ . Another common design rule is to choose components so that  $V_{CE}$  and the voltages across  $R_C$  and  $R_E$  are each approximately one-third of  $V_{CC}$ .

# Problem 4.33

Circuit	β	Region	I <sub>C</sub> (mA)	V <sub>CE</sub> (V)
(a)	100	active	1.93	10.9
(a)	300	saturation	4.21	0.2
(b)	100	active	1.47	5.00
(b)	300	saturation	2.18	0.2
(c)	100	cutoff	0	15
(c)	300	cutoff	0	15
(d)	100	active	6.5	8.5
(d)	300	saturation	14.8	0.2

Circuit	β	Region	I (mA)	V (V)
(a)	100	active	2.38	5.25
(a)	300	saturation	4.45	9.80
(b)	100	cutoff	0	10
(b)	300	cutoff	0	10
(c)	100	active	4.26	-10.74
(c)	300	active	4.29	-10.71
(d)	100	Q <sub>1</sub> active	10	10
		Q <sub>2</sub> active		
(d)	300	Q <sub>1</sub> active Q <sub>2</sub> saturation	14.8	14.8

## Problem 4.35

From the circuit we can write:

$$5 = R_B^I_B + R_E^I_E + 0.7$$

Using  $I_E = I_C(\beta + 1)/\beta$  and  $I_B = I_C/\beta$  to substitute and rearranging:

$$4.3 = R_B I_C / \beta + R_E I_C (\beta + 1) / \beta$$

Now we want  $I_C$  = 4 mA when  $\beta$  = 100 and  $I_C$  = 5 mA when  $\beta$  = 300. Thus we have the following two equations.

$$4.3 = 0.04R_B + 4.04R_E$$
  
 $4.3 = 0.01667R_B + 5.017R_E$ 

Solving we find  $R_B = 31.5 \text{ k}\Omega$  and  $R_E = 753 \Omega$ .

## Problem 4.36

For the four-resistor bias circuit we have:

$$R_B = R_1 | R_2$$

$$V_{B} = V_{CC} \frac{R_{2}}{R_{1} + R_{2}}$$

$$I_{C} = \beta I_{B} = \beta \frac{V_{B} - V_{BE}}{R_{B} + (\beta + 1)R_{E}}$$

Maximum I<sub>C</sub> occurs for  $\beta$  = 200, R<sub>E</sub> = 0.95R<sub>Enom</sub> = 4.465 k $\Omega$ , R<sub>1</sub> = 0.95R<sub>1nom</sub> = 95 k $\Omega$ , and R<sub>2</sub> = 1.05R<sub>2nom</sub> = 49.35 k $\Omega$ . With these values, we determine that I<sub>Cmax</sub> = 0.952 mA.

Minimum I<sub>C</sub> occurs for  $\beta$  = 50, R<sub>E</sub> = 1.05R<sub>Enom</sub> = 4.935 k $\Omega$ , R<sub>1</sub> = 1.05R<sub>1nom</sub> = 105 k $\Omega$ , and R<sub>2</sub> = 0.95R<sub>2nom</sub> = 44.65 k $\Omega$ . With these values, we determine that I<sub>Cmin</sub> = 0.667 mA.

+15V

# Problem 4.37

$$V_{BE} = 0.7 \text{ V}$$
  
 $\beta = 100$ 

 $I = I_C + I_1 = 2.177 \text{ mA}$ 


 $I_2 = \frac{15 + 0.7}{100 \text{ k}\Omega} = 157 \mu\text{A}$   $I_1 = I_2 + I_B = 177 \mu\text{A}$ 

$$I_B = I_C/\beta = (2 \text{ mA})/100 = 20 \mu A$$

$$R_1 = (V_{CE} - V_{BE})/I_1 = 24.3 \text{ k}\Omega$$

$$R_{C} = (V_{CC} - V_{CE})/I = 4.59 \text{ k}\Omega$$

The closest nominal values are 
$$R_1$$
 = 24 k $\Omega$  and  $R_C$  = 4.7 k $\Omega$ .



$$I_2 = (15 + 0.7)/(150 \text{ k}\Omega) = 104 \mu\text{A}$$

$$15 = (4.7 \text{ k}\Omega)(I_C + I_2 + I_B) + (47 \text{ k}\Omega)(I_2 + I_B) + 0.7$$

Substituting  $I_C = \beta I_B$  and solving we find  $I_B = 8.96~\mu A$ . Then we have  $I_C = \beta I_B = 1.79~mA$ . Finally we have

$$V_{CE} = V_{CC} - R_C(I_C + I_2 + I_B) = 6.04 \text{ V}$$

## Problem 4.39

Many answers exist for this problem. Here is one of them:

We use  $\beta$  = 100 (which is the average value) in the design calculations. We design so  $V_{CE}$  = 20/3 = 6.67 V,  $R_{E}I_{E}$  = 6.67 V and  $R_{C}I_{C}$  = 6.67 V. Then we have  $R_{C}$  = 6.67/ $I_{C}$  = 1.333 k $\Omega$  and  $R_{E}$  = 6.67/ $I_{E}$   $\cong$  6.67/ $I_{C}$  = 1.333 k $\Omega$ . We select the closest nominal values of 1.3 k $\Omega$ .

We have  $V_2=V_{BE}+I_ER_E=0.7+6.67=7.37$  V.  $I_B=I_C/\beta=50~\mu\text{A}$ . We design so that  $I_2=20I_B=1$  mA. Then we have  $R_2=V_2/I_2=7.37~\text{k}\Omega$  and  $R_1=(V_{CC}-V_2)/(I_2+I_B)=12.03~\text{k}\Omega$ . Finally we select the nominal values  $R_2=7.5~\text{k}\Omega$  and  $R_1=12~\text{k}\Omega$ .

See Figure 4.33 in the book.

Problem 4.41

$$r_{\pi} = \frac{\beta V_{T}}{I_{CO}}$$
  $g_{m} = I_{CQ}/V_{T}$ 

Problem 4.42

I <sub>CQ</sub>	rπ	gm
1 μΑ	2.6 MΩ	38.5 µS
0.1 mA	26 kΩ	3.85 mS
1 mA	2.6 kΩ	38.5 mS

Problem 4.43

Coupling capacitors are often used in discrete amplifiers so the source and load do not have dc currents flowing through them and so the bias points in the amplifier are independent of the source and the load. We must not use coupling capacitors if it is necessary to amplify dc signals because the coupling capacitors act as open circuits for dc.

Problem 4.44


See Figure 4.34(a) in the book.

Problem 4.45

Dc circuit:

$$\beta = 100$$

$$V_{BEO} = 0.7 V$$



$$\begin{split} & V_{\rm B} = V_{\rm CC} R_2 / (R_1 + R_2) = 4.80 \ V & R_{\rm B} = R_1 | | R_2 = 3.20 \ k\Omega \\ & I_{\rm BQ} = \frac{V_{\rm B} - V_{\rm BEQ}}{R_{\rm B} + (\beta + 1) R_{\rm E}} = 0.0393 \ \text{mA} & I_{\rm CQ} = \beta I_{\rm B} = 3.93 \ \text{mA} \\ & r_{\pi} = \beta V_{\rm T} / I_{\rm CQ} = 662 \ \Omega & R_{\rm L}' = R_{\rm L} | | R_{\rm C} = 500 \ \Omega \\ & A_{\rm V} = -\beta R_{\rm L}' / r_{\pi} = -75.5 & A_{\rm VO} = -\beta R_{\rm L} / r_{\pi} = -151 \\ & Z_{\rm in} = R_1 | | R_2 | | r_{\pi} = 548 \ \Omega & A_{\rm i} = A_{\rm V} Z_{\rm in} / R_{\rm L} = -41.4 \\ & G = A_{\rm V} A_{\rm i} = 3124 & Z_{\rm O} = R_{\rm C} = 1 \ k\Omega \end{split}$$


	High-impedance amplifier	Low-impedance amplifier (Problem 4.45)
Icq	39.3 μΑ	3.93 mA
rπ	66.2 kΩ	662 Ω
Av	-75.5	-75.5
Avo	-151	-151
Zin	54.8 kΩ	548 Ω
Ai	-41.4	-41.4
G Z	3124 100 kΩ	3124 1 kΩ


# Problem 4.47


See Figure 4.36a in the book.

## Problem 4.48

In a small-signal midband analysis of an amplifier we replace coupling capacitors and dc voltage sources by short circuits. We replace dc current sources and large inductances by open circuits.








To determine the output resistance of an amplifier:

 Replace the load with a test voltage (or current) source.

- 2. Write circuit equations involving the current  $\mathbf{i}_{\mathbf{x}}$  and voltage  $\mathbf{v}_{\mathbf{x}}$  of the test source.
- 3. Eliminate current and voltage variables until one equation remains that relates  $i_x$  and  $v_x$ .
  - 4. The output impedance is  $Z_0 = v_x/i_x$ .


Dc circuit:

$$V_{\text{BEQ}} = 0.7 \text{ V}$$
  
 $\beta = 100$ 



$$\begin{split} & V_{\rm B} = V_{\rm CC} R_2 / (R_1 + R_2) = 7.5 \text{ V} & R_{\rm B} = R_1 | | R_2 = 5 \text{ k}\Omega \\ & I_{\rm BQ} = \frac{V_{\rm B} - V_{\rm BEQ}}{R_{\rm B} + (\beta + 1) R_{\rm E}} = 64.1 \text{ } \mu \text{A} & I_{\rm CQ} = \beta I_{\rm B} = 6.41 \text{ } m \text{A} \\ & r_{\pi} = \beta V_{\rm T} / I_{\rm CQ} = 405 \text{ } \Omega & R_{\rm L}' = R_{\rm L} | | R_{\rm E} = 333 \text{ } \Omega \\ & A_{\rm V} = \frac{R_{\rm L}'(\beta + 1)}{r_{\pi} + R_{\rm L}'(\beta + 1)} = 0.988 & A_{\rm VO} = \frac{R_{\rm E}(\beta + 1)}{r_{\pi} + R_{\rm E}(\beta + 1)} = 0.996 \\ & Z_{\rm in} = R_{\rm B} | | [r_{\pi} + R_{\rm L}'(\beta + 1)] = 4.36 \text{ k}\Omega \\ & A_{\rm i} = A_{\rm V} Z_{\rm in} / R_{\rm L} = 8.61 & G = A_{\rm V} A_{\rm i} = 8.51 \\ & R_{\rm S}' = R_{\rm B} | | R_{\rm S} = 833 \text{ } \Omega \\ & Z_{\rm O} = R_{\rm E} | | [(R_{\rm S}' + r_{\pi}) / (\beta + 1)] = 12.1 \text{ } \Omega \end{split}$$


	High-impedance emitter follower	Low-impedance emitter follower (Problem 4.51)
Icq	64.1 µA	6.41 mA
$r_{\pi}$	40.5 kΩ	405 Ω
Av	0.988	0.988
Avo	0.996	0.996
Zin	436 kΩ	4.36 kΩ
Ai	8.61	8.61
G Z	8.51	8.51
Z <sub>o</sub>	1210 Ω	12.1 Ω




# Problem 4.54

The dc equivalent circuit is shown on the next page. We have:

$$\mathbf{I}_{\mathrm{BQ}} = \frac{\mathbf{V}_{\mathrm{CC}} - \mathbf{V}_{\mathrm{BEQ}}}{\mathbf{R}_{\mathrm{B}} + (\beta + 1)\mathbf{R}_{\mathrm{E}}} \qquad \mathbf{I}_{\mathrm{CQ}} = \beta \mathbf{I}_{\mathrm{BQ}} \qquad \mathbf{r}_{\pi} = \frac{\beta \mathbf{V}_{\mathrm{T}}}{\mathbf{I}_{\mathrm{CQ}}}$$




$$V_{EQ} = 0.7 V$$
  
 $\beta = 100$ 



	$R_{E} = 0$	$R_E = 100 \Omega$
Ico	5.30 mA	5.12 mA
r <sub>m</sub>	491 Ω	509 Ω
A	-102	-4.76
zin	490 Ω	10.1 kΩ


Notice the dramatic effect of the 100- $\Omega$  emitter resistance on voltage gain and input impedance.

# Problem 4.55



$$R'_{s}i_{b} + r_{\pi}i_{b} + (\beta + 1)R_{E}i_{b} = 0 \Rightarrow i_{b} = 0$$

Therefore we conclude that the  $\beta i_b$  acts as an open circuit and we have  $R_o = R_C$ .



Let  $R'_L = R_1 ||R_2||R_E||R_L$ 

$$v_o = R'_L \left[ i_b + \beta i_b + \frac{r_{\pi} i_b}{R_B} \right]$$
  $v_{in} = r_{\pi} i_b + v_o$ 

$$A_{v} = \frac{v_{o}}{v_{in}} = \frac{R'_{L}\left[1 + \beta + \frac{r_{\pi}}{R_{B}}\right]}{r_{\pi} + R'_{L}\left[1 + \beta + \frac{r_{\pi}}{R_{B}}\right]}$$


$$i_{in} = \frac{v_{in} - v_{o}}{R_{B} | | r_{\pi}} = \frac{v_{in} - A_{v} v_{in}}{R_{B} | | r_{\pi}}$$
 $z_{in} = \frac{v_{in}}{i_{in}} = \frac{R_{B} | | r_{\pi}}{1 - A_{v}}$ 

# Problem 4.57

See the next page for the dc equivalent circuit from which we have:

$$I_{BQ} = (7.5 - V_{BEQ})/[R'_{B} + (\beta + 1)R_{E}] = 3.21 \mu A$$

$$I_{CQ} = \beta I_{BQ} = 0.643 \text{ mA} \qquad r_{\pi} = \beta V_{T}/I_{CQ} = 8.09 \text{ k}\Omega$$




Then using the formulas from Problem 4.56, we have:

$$R'_{L} = R_{1} ||R_{2}||R_{E}||R_{L} = 1.95 \text{ k}\Omega$$

$$A_{V} = 0.9798 \qquad Z_{in} = 370 \text{ k}\Omega$$

## Problem 4.58


With  $v_{hum} = 0$ , both circuits have the same small-signal equivalent:




From this equivalent circuit we find:

$$A_v = v_o/v_{in} = -\beta R_C/r_{\pi}$$

With  $v_{\rm in}$  = 0 the circuit of Figure P4.58a has the small-signal equivalent shown on the next page, from which we find that  $A_{\rm hum,\,a} = v_{\rm o}/v_{\rm hum} = \beta R_{\rm C}/r_{\pi}$ .



With  $v_{in} = 0$  the circuit of Figure P4.58b has the small-signal equivalent:



Notice that  $i_b = 0$ , thus  $\beta i_b = 0$ , and there is zero voltage across  $R_C$ . Consequently  $v_o = v_{hum}$  and  $A_{hum,b} = 1$ .


The dc circuits and Q-points are the same for both circuits (except for dc voltage polarities). Thus for both circuits we have:

$$I_{BQ} = (V_{CC} - 0.7)/R_B = 14.3 \mu A$$
  $I_{CQ} = \beta I_{BQ} = 1.43 mA$   $r_{\pi} = \beta V_{T}/I_{CQ} = 1820 \Omega$ 


Calculating the gains of the two circuits we have:

	Circuit (a)	Circuit (b)	
Av	-258	-258	
Ahum	258	1	

Circuit (b) is preferable because it is much less sensitive to power-supply hum.




$$A_{\text{hum}} = \frac{v_{\text{o}}}{v_{\text{hum}}} = \frac{-\beta i_{\text{b}} R_{\text{C}}}{-r_{\pi} i_{\text{b}}} = \frac{\beta R_{\text{C}}}{r_{\pi}}$$



Because  $v_s = 0$  we have  $i_b = 0$  and  $v_o = 0$ . Thus  $A_{hum} = 0$ .

Because of lower sensitivity to power-supply hum, the circuit of Figure P4.59b is preferable to that of Figure P4.59a. In other words, the emitter bypass capacitor should be connected from emitter to ground.




Using the first two equations to substitute for  $I_1$  and  $I_2$  and solving, we find  $I_{BQ}$  = 39.6  $\mu A$ . Then we have

$$V_{CEQ} = R_1 I_1 + V_{BEQ} = 7.25 V$$

Furthermore we have  $I_{CQ} = \beta I_{BQ} = 3.96$  mA and  $r_{\pi} = \beta V_{T}/I_{CQ} = 657$   $\Omega$ .

The small signal equivalent circuit used to find the output impedance is:




$$v_{\text{test}} = R_1(i_b + r_\pi i_b/R_2) + r_\pi i_b$$
  
 $i_{\text{test}} = \beta i_b + i_b + r_\pi i_b/R_2$ 

$$R_0 = \frac{v_{\text{test}}}{i_{\text{test}}} = \frac{r_{\pi} + R_1(1 + r_{\pi}/R_2)}{1 + \beta + r_{\pi}/R_2} = 126 \Omega$$


This circuit is sometimes used as a voltage reference (similar to a Zener diode regulator).

## Problem 4.61

(a) For this circuit we have  $V_0 = 5.1 \text{ V}$ . The small-signal equivalent circuit is:



(b) For this circuit we have  $V_{\rm o} = 5.6 - V_{\rm BEQ} = 4.9 \ \rm V$ . Furthermore, we have  $I_{\rm CQ} \cong I_{\rm EQ} = V_{\rm o}/R_{\rm E} = 4.9 \ \rm mA$  and  $r_{\pi} = \beta V_{\rm T}/I_{\rm CQ} = 1060 \ \Omega$ . The small-signal equivalent circuit is:



Let  $r'_D = r_D ||R = 99.0 \Omega$ , then we have:

$$i_b = -v_x/(r_\pi + r'_D)$$
  
 $i_x = -(\beta + 1)i_b + v_x/R_E$ 

Using the first equation to substitute into the second and solving we find:

$$z_0 = \frac{v_x}{i_x} = \frac{1}{1/R_E + (\beta + 1)/(r_\pi + r'_D)} = 5.74 \Omega$$

Circuit (b) is a better voltage reference because Z is much smaller.

Problem 4.62

See Figure 4.41 in the book. The transistor operates in saturation if the input is high and in cutoff if the input is low.


Problem 4.63

See Figure 4.45 in the book.


Problem 4.64


When the transistor is in the active region we have:

$$V_o = V_{CC} - R_C \beta \frac{V_{in} - 0.7}{R_B} = 14.1 - 3V_{in}$$



(a)






(d) In part (b) the circuit acts as a linear amplifier.

Ims

## Problem 4.65




For V  $_{0}$  = 6 V we have I  $_{RC}$  = (12 - 6)/R  $_{C}$  = 2.73 mA and I  $_{B}$  (6 - 0.7)/(22 kΩ) = 0.241 mA. Thus the maximum fanout is the largest integer that does not exceed I  $_{RC}/I_{B}$  = 11.33. Thus the maximum fanout is 11.

$$I_B = (V_{in} - 0.7)/R_B = 0.241 \text{ mA}$$
  
 $I_C = (V_{CC} - 0.2)/R_C = 5.37 \text{ mA}$ 

For the circuit to remain in saturation we must have  $\beta I_B > I_C$  which implies that  $\beta > 22.3$ .

# Problem 4.67



For  $V_0$  = 0.5 V, we have  $I_B$  = 0. Therefore there is no limit on fanout imposed by the conditions of this problem.


# Chapter 5

## Exercise 5.1

- (a)  $v_{GS} = 1 \text{ V}$  and  $v_{DS} = 5 \text{ V}$ : Because we have  $v_{GS} < v_{to}$  the FET is in cutoff.
- (b)  $v_{GS} = 3$  V and  $v_{DS} = 0.5$  V: Because  $v_{GS} > V_{to}$  and  $v_{GD} = v_{GS} v_{DS} = 2.5 > V_{to}$  the FET is in the triode region.
- (c)  $v_{GS} = 3 \text{ V}$  and  $v_{DS} = 6 \text{ V}$ : Because  $v_{GS} > V_{to}$  and  $v_{GD} = v_{GS} v_{DS} = -3 \text{ V} < V_{to}$  the FET is in the saturation region.
- (d)  $v_{GS} = 5$  V and  $v_{DS} = 6$  V: Because  $v_{GS} > V_{to}$  and  $v_{GD} = v_{GS} v_{DS} = 1$  V which is less than  $V_{to}$  the FET is in the saturation region.


## Exercise 5.2

The simulation is stored in the file named Exer5\_2. The plots are:



## Exercise 5.3

The characteristics and the load line are shown on the next page. The simulation is stored in the file named Exer5\_3.



For  $v_{in}$  = +1 we have  $v_{GS}$  = 4 and the instantaneous operating point is A. Similarly for  $v_{in}$  = -1 we have  $v_{GS}$  = 2 V and the instantaneous operating point is at B. We find  $v_{DSQ}$  = 11 V,  $v_{DSmin}$  = 6 V,  $v_{DSmax}$  = 14 V.

# R1 1.5Meg RD 2.4k M1 Mmodel VDD RS 2.4k R2 1Meg RS 2.4k

The analysis is similar to Example 5.3 in the book.

$$K = \left(\frac{W}{L}\right) \frac{KP}{2} = 1 \text{ mA/V}^2$$

$$V_G = V_{DD} \frac{R_2}{R_1 + R_2} = 20 \frac{1}{(1.5 + 1)} = 8 V$$

$$v_{GSQ}^2 + \left(\frac{1}{R_SK} - 2v_{to}\right)v_{GSQ} + (v_{to})^2 - \frac{v_G}{R_SK} = 0$$

After values are substituted, we have

$$v_{GSQ}^2 - 3.583 v_{GSQ} + 0.6667 = 0$$

Solving we find  $V_{GSQ} = 3.39 \text{ V}$ . (The second root is extraneous and should be discarded.) Then we have

$$I_{DQ} = K(V_{GSQ} - V_{to})^2 = 1.92 \text{ mA}$$

$$V_{DSQ} = V_{DD} - (R_D + R_S)I_{DQ} = 10.8 \text{ V}$$

#### Exercise 5.5

We should choose  $\rm R_D=0$  for a source follower. Many values will work for the other resistors. A reasonable set of values is  $\rm R_S=3.9~k\Omega$  ,  $\rm R_1=1~M\Omega,$  and  $\rm R_2=2~M\Omega.$  These values yield  $\rm I_{DQ}=1.98~mA$  and  $\rm V_{DSQ}=7.26~V.$  Use SPICE to check that your design provides a Q-point close to the desired value.

# Exercise 5.6

From Figure 5.24 at an operating point defined by  $V_{\mbox{GSQ}}$  = 2.5 V and  $V_{\mbox{DSQ}}$  = 6 V, we have

$$g_{m} = \frac{\Delta i_{D}}{\Delta v_{GS}} = \frac{(4.4 - 1.1) \text{ mA}}{1 \text{ V}} = 3.3 \text{ mS}$$

$$1/r_{d} = \frac{\Delta i_{D}}{\Delta v_{DS}} \cong \frac{(2.9 - 2.3) \text{ mA}}{(14 - 2) \text{ V}} = 0.05 \times 10^{-3}$$

Taking the reciprocal, we find  $r_d = 20 \text{ k}\Omega$ 

#### Exercise 5.7

$$g_{m} = \frac{\partial i_{D}}{\partial v_{GS}} \Big|_{Q-point}$$

$$= \frac{\partial}{\partial v_{GS}} K(v_{GS} - v_{to})^{2} \Big|_{Q-point}$$


$$= 2K(v_{GSQ} - v_{to})$$

## Exercise 5.8

$$R'_{L} = \frac{1}{1/r_{d} + 1/R_{D} + 1/R_{L}} = R_{D} = 4.7 \text{ k}\Omega$$

$$A_{V} = -g_{m}R'_{L} = -(1.77 \text{ mS}) \times (4.7 \text{ k}\Omega) = -8.32$$

#### Exercise 5.9



For simplicity we treat  $r_d$  as an open circuit. Let  $R'_L = R_D | | R_L$ .

$$v_{in} = v_{gs} + R_s g_m v_{gs}$$

$$v_o = -R'_L g_m v_{gs}$$

$$A_v = \frac{v_o}{v_{in}} = \frac{-R'_L g_m}{1 + R'_L g_m}$$

## Exercise 5.10

$$R'_{L} = R_{D} | | R_{L} = 3.197 \text{ k}\Omega$$

$$A_{V} = \frac{v_{O}}{v_{in}} = \frac{-R'_{L}g_{m}}{1 + R'_{L}g_{m}} = \frac{-(3.197 \text{ k}\Omega)(1.77 \text{ mS})}{1 + (3.197 \text{ k}\Omega)(1.77 \text{ mS})} = -0.849$$

#### Exercise 5.11

The equivalent circuit is shown in Figure 5.35 in the book.

$$v_{in} = 0$$

$$v_{gs} = -v_{x}$$

$$i_{x} = \frac{v_{x}}{R_{S}} + \frac{v_{x}}{r_{d}} - g_{m}v_{gs} = \frac{v_{x}}{R_{S}} + \frac{v_{x}}{r_{d}} + g_{m}v_{x}$$

$$R_{o} = \frac{v_{x}}{i_{x}} = \frac{1}{g_{m} + \frac{1}{R_{S}} + \frac{1}{r_{d}}}$$

## Exercise 5.12

Refer to the small-signal equivalent circuit shown in Figure 5.37 in the book. Let  $R_{\rm L}' = R_{\rm D} || R_{\rm L}$ .

$$v_{in} = -v_{gs}$$

$$v_{o} = -R'_{L}g_{m}v_{gs}$$

$$A_{v} = v_{o}/v_{in} = R'_{L}g_{m}$$

$$i_{in} = v_{in}/R_{s} - g_{m}v_{gs} = v_{in}/R_{s} + g_{m}v_{in}$$


$$R_{in} = \frac{v_{in}}{i_{in}} = \frac{1}{g_{m} + 1/R_{s}}$$

If we set v(t) = 0, then we have  $v_{gs} = 0$ . Removing the load and looking back into the amplifier we see the resistance  $R_D$ . Thus we have

$$R_0 = R_D$$

## Exercise 5.13

The characteristics are:



# Exercise 5.14

See Figure 5.45 in the book.

#### Exercise 5.15

- (a)  $v_{GS} = -5$  V and  $v_{DS} = 5$  V: Because  $v_{GS} < V_{to}$  the device is in cutoff.
- b)  $v_{GS} = -2$  V and  $v_{DS} = 1$  V: Because  $v_{GS} > V_{to}$  and  $v_{GD} = v_{GS} v_{DS} = -3 > V_{to}$  the device is operating in the linear (triode) region.

- (c)  $v_{GS} = -1$  V and  $v_{DS} = 5$  V: Because  $v_{GS} > v_{to}$  and  $v_{GD} = v_{GS} v_{DS} = -6 < v_{to}$  the device is operating in the saturation region.
- (d)  $v_{GS}$  = 0 V and  $v_{DS}$  = 2 V: Because  $v_{GS}$  >  $V_{to}$  and  $v_{GD}$  =  $v_{GS}$   $v_{DS}$  = -2 >  $V_{to}$  the device is operating in the linear (triode) region.

# Exercise 5.16

For  ${\rm v}_{\rm GS}$  = - 3 V and  ${\rm v}_{\rm DS}$  = 5 V the device is operating in the saturation region for which we have

$$i_D = K(v_{GS} - V_{to})^2$$

$$K = \frac{i_D}{(v_{GS} - V_{to})^2} = \frac{1 \text{ mA}}{(-3 + 4)^2} = 1 \text{ mA/V}^2$$

$$I_{DSS} = KV_{to}^2 = (1 \text{ mA/V}^2) \times (-4 \text{ V})^2 = 16 \text{ mA}$$

# Problem 5.1

See Figures 5.1 and 5.2 in the book.

#### Problem 5.2

Cutoff: 
$$i_D = 0$$
 for  $v_{GS} \le V_{to}$ 

Triode: 
$$i_D = K[2(v_{GS} - V_{to})v_{DS} - v_{DS}^2]$$
  
for  $v_{DS} \le v_{GS} - V_{to}$  (or  $v_{GD} \ge V_{to}$ ) and  $v_{GS} \ge V_{to}$ 


Saturation: 
$$i_D = K(v_{GS} - V_{to})^2$$
  
for  $v_{GS} \ge V_{to}$  and  $v_{DS} \ge v_{GS} - V_{to}$  (or  $v_{GD} \le V_{to}$ )

#### Problem 5.3


(a) Saturation because we have v<sub>GS</sub> ≥ V<sub>to</sub> and v<sub>DS</sub> ≥ v<sub>GS</sub> - V<sub>to</sub>.

- (b) Triode because we have  $v_{DS} < v_{GS} V_{to}$  and  $v_{GS} \ge V_{to}$ .
- (c) Cutoff because we have v<sub>GS</sub> ≤ V<sub>to</sub>.

The device is in saturation for  $v_{DS} \ge v_{GS} - v_{to} = 2 \text{ V}$ . The device is in the triode region for  $v_{DS} \le 2 \text{ V}$ . The plot of  $i_D$  versus  $v_{GS}$  in the saturation region is:



#### Problem 5.5



Problem 5.6

(a) Cutoff because we have v<sub>GS</sub> ≤ V<sub>to</sub>.

- (b) Triode because we have  $v_{DS} < v_{GS} V_{to}$  and  $v_{GS} \ge V_{to}$ .
- (c) Saturation because we have v<sub>GS</sub> ≥ V<sub>to</sub> and v<sub>DS</sub> ≥ v<sub>GS</sub> V<sub>to</sub>.
- (d) Saturation because we have  $v_{GS} \ge v_{to}$  and  $v_{DS} \ge v_{GS} v_{to}$ .

With  $v_{GS}=v_{DS}=5$  V the transistor operates in the saturation region for which we have  $i_D=K(v_{GS}-V_{to})^2(1+\lambda v_{DS})$ . Solving for K and substituting values we obtain K = 31.25  $\mu A/V^2$ . However we have K = (W/L)(KP/2). Solving for W/L and substituting values we obtain W/L = 1.25. Thus for L = 2  $\mu m$ , we need W = 2.5  $\mu m$ .


Repeating the calculations with  $\lambda$  = 0.05, we obtain K = 25, W/L = 1 and W = 2  $\mu m$ .

#### Problem 5.8

To obtain the least drain current choose minimum W and maximum L (i.e.,  $W_1$  = 0.5  $\mu m$  and  $L_1$  = 2  $\mu m$ ). To obtain the greatest drain current choose maximum W and minimum L (i.e.,  $W_2$  = 2  $\mu m$  and  $L_2$  = 0.5  $\mu m$ ). The ratio between the greatest and least drain current is  $(W_2/L_2)/(W_1/L_1)$  = 16.

## Problem 5.9

For minimum chip area choose the minimum values of L and W which are 0.5  $\mu m$ . Plots of the drain characteristics are:



In the saturation region, we have  $i_D = K(v_{GS} - v_{to})^2$ . Substituting values we obtain two equations:

0.5 mA = 
$$K(2 - V_{to})^2$$

$$2 \text{ mA} = K(3 - V_{to})^2$$

Dividing each side of the second equation by the respective side of the first, we obtain

$$4 = \frac{(3 - V_{to})^2}{(2 - V_{to})^2}$$

Solving we determine that  $V_{to} = 1 \text{ V}$ . Then using either of the two equations we find  $K = 0.5 \text{ mA/V}^2$ .

#### Problem 5.11

Both points given are in the saturation region, so we have  $i_D = K(v_{GS} - V_{to})^2 (1 + \lambda v_{DS})$ . Substituting values we obtain two equations:

$$1 \text{ mA} = K(3 - 1)^{2}(1 + 5\lambda)$$

1.25 mA = 
$$K(3 - 1)^2(1 + 10\lambda)$$

Dividing each side of the second equation by the respective side of the first, we obtain

$$1.25 = \frac{1 + 10\lambda}{1 + 5\lambda}$$

Solving we find  $\lambda = 0.0667 \text{ V}^{-1}$ .

## Problem 5.12

Gate protection can take the form of back-to-back Zener diodes connected between the gate terminal and the substrate as shown in Figure 5.12 in the book. An alternative is two diodes (that are reverse biased in normal operation) connected from the

gate to the power supply and from gate to ground. Gate protection is needed so static electric charge does not cause breakdown of the oxide layer in normal handling of the devices. Gate protection is not needed for devices that do not have external terminals.

#### Problem 5.13

For a device operating in the triode region with  $\lambda$  = 0, we have

$$i_{D} = K[2(v_{GS} - V_{to})v_{DS} - v_{DS}^{2}]$$

Assuming that  $v_{DS}^{<<}$   $v_{GS}^{}$  -  $v_{to}^{}$  this becomes

Then the resistance between drain and source is given by

$$r_{d} = v_{DS}/i_{D} = \frac{1}{K2(v_{GS} - v_{to})}$$

With the device in cutoff (i.e.,  $v_{GS} \le V_{to}$ ), the drain current is zero and  $r_d$  is infinite.

Evaluating we have:


v <sub>GS</sub> (V)	r <sub>d</sub> (kΩ)			
0.5	80			
1.0	co			
1.5	4			
2.0	2			

#### Problem 5.14


Distortion occurs in FET amplifiers because of curvature and nonuniform spacing of the characteristic curves.


# Problem 5.15

The load-line equation is  $V_{DD} = R_D i_D + v_{DS}$ , and the plots are shown on the next page.



Notice that the load line rotates around the point  $(V_{DD}, 0)$  as the resistance changes.





Notice that the load lines are parallel as long as  $R_{\mbox{\scriptsize D}}$  is constant.


# Problem 5.17

For  $V_{GG}=0$ , the FET remains in cutoff so  $V_{DSmax}=V_{DSQ}=V_{DSmin}=20$  V. Thus the output signal is zero and the gain is zero. For amplification to take place, the FET must be biased in the saturation or triode regions.

(a) The 1.7 M $\Omega$  and 300 k $\Omega$  resistors act as a voltage divider that establishes a dc voltage  $V_{GSQ}$  = 3 V. Then if the capacitor is treated as a short for the signal frequency, we have

$$v_{GS}(t) = 3 + \sin(2000\pi t)$$

(b) (c) and (d)



From the load line we find  $V_{DSQ} = 16 \text{ V}$ ,  $V_{DSmax} = 19 \text{ V}$  and  $V_{DSmin} = 11 \text{ V}$ .

#### Problem 5.19

For  $v_{in}$  = +1 V we have  $v_{GS}$  = 4 V. For the FET to remain in saturation, we must have  $v_{DSmin}$   $\ge$  3 V at which point the drain current is 4.5 mA. Thus the maximum value of  $R_D$  is  $rac{R_{Dmax}}{rac{R_{Dmax}}{rac{MA}}} = (20 - 3)/4.5$  mA = 3.778 k $\Omega$ .

# Problem 5.20

We are given

$$v_{DS}(t) = V_{DC} + V_{1m} \sin(2000\pi t) + V_{2m} \cos(4000\pi t)$$

Evaluating at t = 0.25 ms and observing that the plot gives  $v_{\rm DS}$  = 4 V at that instant we have

$$4 = V_{DC} + V_{1m} - V_{2m}$$

Similarly at t = 0 we have

$$11 = V_{DC} + V_{2m}$$

and at t = 0.75 ms we have:

$$16 = V_{DC} - V_{1m} - V_{2m}$$

Solving the previous three equations we have  $\rm V_{DC}=10.5~V$ ,  $\rm V_{2m}=0.5~V$  and  $\rm V_{1m}=-6~V$ . Thus the percentage second-harmonic distortion is  $\rm |V_{2m}/V_{1m}|\times 100\%=8.33\%$ .

## Problem 5.21

First, we use Equation 5.16 to compute

$$V_{G} = V_{DD} \frac{R_{2}}{R_{1} + R_{2}} = 5 \text{ V}$$

As in Example 5.3, we need to solve:

$$v_{GSQ}^2 + \left[\frac{1}{R_S^K} - 2v_{to}\right]v_{GSQ} + (v_{to})^2 - \frac{v_G}{R_S^K} = 0$$

Substituting values, we have

$$V_{GSQ}^2$$
 -1.1489 $V_{GSQ}$  - 3.2553 = 0

The roots are  $V_{GSQ}$  = 2.4679 V and -1.319 V. The correct root is  $V_{GSQ}$  = 2.4679 V which yields  $I_{DQ}$  =  $K(V_{GSQ} - V_{to})^2$  = 0.5387 mA. Finally we have  $V_{DSQ}$  =  $V_{DD}$  -  $R_DI_{DQ}$  -  $R_SI_{DO}$  = 9.936 V.

# Problem 5.22

For this circuit we can write

$$V_{GSO} = 15 - I_{DO}R_{S}$$

Assuming operation in saturation, we have

$$I_{DQ} = K(V_{GSQ} - V_{to})^2$$

using the first equation to substitute into the second equation we have

$$I_{DQ} = K(15 - I_{DQ}R_S - V_{to})^2 = 0.25(14 - 3I_{DQ})^2$$

where we have assumed that I DO is in mA. Rearranging we have

$$I_{DO}^2 - 9.777I_{DO} + 21.777 = 0$$

The correct root is the smaller one which is  $I_{DQ} = 3.432$  mA. Then we have  $V_{DSO} = 30 - R_D I_{DQ} - R_S I_{DQ} = 16.27$  V.

## Problem 5.23

Assuming that the MOSFET is in saturation, we have

$$V_{GSQ} = 10 - I_{DQ}$$
  
 $I_{DQ} = K(V_{GSQ} - V_{to})^2$ 

where we have assumed that  $I_{DQ}$  and K are in mA and mA/V<sup>2</sup> respectively.

(a) Using the second equation to substitute in the first, substituting values and rearranging, we have

$$V_{GSQ}^2 - 7V_{GSQ} + 6 = 0$$

which yields

$$V_{GSQ} = 6 V$$

(The other root, V<sub>GSO</sub> = 1 V, is extraneous.)

$$I_{DQ} = 4 \text{ mA}$$

$$V_{DSQ} = 10 - 2I_{DQ} = 12 \text{ V}$$

(b) Similarly we have

$$V_{GSQ}^2 - 3.5V_{GSQ} - 1 = 0$$

$$V_{GSQ} = 3.765 V$$

$$I_{DQ} = 6.234 \text{ mA}$$

$$V_{DSQ} = 20 - 2I_{DQ} = 7.53$$

Many resistor values will work. In general we want to pick values such that

$$R_D I_{DQ} \cong V_{DD}/4$$
 $V_{DSQ} \cong V_{DD}/2$ 
 $R_S I_{DO} \cong V_{DD}/4$ 

Thus we select  $R_D=R_S=3~k\Omega$ . Then we have  $K=(KP/2)~(W/L)=0.2~mA/V^2$  and  $V_{GSQ}=\sqrt{I_{DQ}/K}~+~V_{to}=3.236~V$ . Next we compute  $V_G=V_{GSQ}^{}+R_S^{}I_{DQ}^{}=6.236~V=V_{DD}^{}/(1+R_1/R_2)$ . Solving we find that we need  $R_1/R_2=0.924$ . Using nominal 5% tolerance values we could select  $R_1=910~k\Omega$  and  $R_2=1~M\Omega$ .

We check the design with a simulation which is stored in the file named P5\_24.

## Problem 5.25

For a source follower we do not need a drain resistor. Thus we design for

$$V_{DSQ} = V_{DD}/2 = 6 V$$
 $R_{S}I_{DSO} = 6 V$ 

Thus we select  $R_S=6.2~k\Omega$  which is a standard 5% tolerance value. Then we have  $K=(KP/2)~(W/L)=0.2~mA/V^2$  and  $V_{GSQ}=\sqrt{I_{DQ}/K}~+~V_{to}=3.236~V$ . Next we compute  $V_G=V_{GSQ}~+~R_SI_{DQ}=9.236~V=V_{DD}/(1~+~R_1/R_2)$ . Solving we find that we need  $R_1/R_2=0.2996$ . Using nominal 5% tolerance values we could select  $R_1=300~k\Omega$  and  $R_2=1~M\Omega$ .

We check the design with a simulation which is stored in the file named P5\_25.

We have  $V_G = V_{GSQ} = 10R_2/(R_1 + R_2) = 2.5 \text{ V}$ . Then we have  $I_{DQ} = K(V_{GSQ} - V_{to})^2 = 0.5625 \text{ mA}$ .  $V_{DSQ} = V_{DD} - R_D I_{DQ} = 4.375 \text{ V}$ .

## Problem 5.27

We have  $V_{GSQ} = V_{DSQ} = V_{DD} - R_D I_{DQ}$ . Then substituting  $I_{DQ} = K(V_{GSQ} - V_{to})^2$ , we have

$$V_{GSQ} = V_{DD} - R_{D}K(V_{GSO} - V_{to})^{2}$$

Substituting values and rearranging, we have

$$v_{GSQ}^2 + 2v_{GSQ} - 39 = 0$$

Solving we determine that  $V_{\rm GSQ}=5.325$  V and then we have  $I_{\rm DQ}=K(V_{\rm GSQ}-V_{\rm to})^2=4.675$  mA.

## Problem 5.28

See Figure 5.23 in the book.

## Problem 5.29

$$g_{m} = \frac{\partial i_{D}}{\partial v_{GS}} \Big|_{Q-point}$$
  $1/r_{d} = \frac{\partial i_{D}}{\partial v_{DS}} \Big|_{Q-point}$ 

# Problem 5.30

For  $\lambda$  = 0 the drain characteristics are horizontal in the saturation region and  $r_d$  =  $\infty$ .

For  $V_{\rm DSQ}=0$  the vertical spacing of the drain characteristics is zero. Therefore  $g_{\rm m}=0$  at this operating point. Then the small-signal equivalent circuit consists only of  $r_{\rm d}$ . FETs are used as electronically controllable resistances at this operating point.

#### Problem 5.32

In the triode region assuming  $\lambda = 0$ , we have

$$i_{D} = K[2(v_{GS} - V_{to})v_{DS} - v_{DS}^{2}]$$

$$g_{m} = \frac{\partial i_{D}}{\partial v_{GS}} \Big|_{Q-point} = 2Kv_{DS} \Big|_{Q-point} = 2KV_{DSQ}$$

#### Problem 5.33

In the triode region assuming  $\lambda = 0$ , we have

$$i_{D} = K[2(v_{GS} - V_{to})v_{DS} - v_{DS}^{2}]$$

$$1/r_{d} = \frac{\partial i_{D}}{\partial v_{DS}} \bigg|_{Q-point} = 2K(v_{GS} - V_{to} - v_{DS}) \bigg|_{Q-point}$$


$$r_{d} = \frac{1}{2K(V_{GSQ} - V_{to} - V_{DSQ})}$$

## Problem 5.34

(a) & (b) The simulation to obtain the plots is stored in file  $P5\_34a$ . The curves are shown on the next page. We used the cursor in Probe to determine the coordinates at two points on the curve for  $v_{\rm GS}$  = 2 V. Then we compute


$$1/r_{d} = \frac{\Delta i_{D}}{\Delta v_{DS}} \approx \frac{(2.5 - 1.5) \text{ mA}}{(10 - 2) \text{ V}} = 125 \times 10^{-6}$$

Then we have  $r_d = 8 k\Omega$ .



Then we used the cursor to determine that  $\Delta i_D=4.5$  mA. Thus we have  $g_m=\Delta i_D/\Delta v_{GS}=(4.5$  mA)/1 V =  $4.5\times10^{-3}$  S.

#### (c) The circuit is:




After simulating the circuit we scroll down the output file and find:

NAME	M M1
MODEL	MP5 34
ID	2.25E-03
VGS	2.00E+00
VDS	8.00E+00
VBS	0.00E+00
VTH	1.00E+00
VDSAT	1.00E+00
GM	4.50E-03

This agrees with the gm found above.

GDS	1.25E-04	(The	inverse	of	GDS	is	rd.)
GMB	0.00E+00						
CBD	0.00E+00						
CBS	0.00E+00						
CGSOV	0.00E+00						
CGDOV	0.00E+00						
CGBOV	0.00E+00						
CGS	0.00E+00						
CGD	0.00E+00						
CGB	0.00E+00						

The circuit diagram is the same as that of Problem 5.34. The simulation is stored in the file named P5\_35. The desired plot is:



Problem 5.36

Coupling capacitors are used in discrete circuits to isolate the various stages for dc. Thus dc currents do not flow in the load. The dc component of the source does not affect the bias point of the input stage. Bias points of the various stages can be determined independently.

Coupling capacitors are replaced by short circuits in midband small-signal equivalent circuits. They cause the gain of an amplifier to decline as the signal frequency becomes small.

See Figure 5.25 in the book.

## Problem 5.38


$$V(k) = \begin{cases} R_{1m} & R_{2m} \\ V_{1m} & V_{2m} \\ \vdots & \vdots \end{cases} \qquad \begin{cases} R_{2m} V_{2m} \\ R_{2m} V_{2m} \\ \vdots & \vdots \end{cases} \qquad \begin{cases} R_{2m} V_{2m} \\ R_{2m} V_{2m} \\ \vdots & \vdots \end{cases} \qquad \begin{cases} R_{2m} V_{2m} \\ R_{2m} V_{2m} \\ \vdots & \vdots \end{cases} \qquad \begin{cases} R_{2m} V_{2m} \\ R_{2m} V_{2m} \\ \vdots & \vdots \end{cases} \qquad \begin{cases} R_{2m} V_{2m} \\ R_{2m} V_{2m} \\ \vdots & \vdots \end{cases} \qquad \begin{cases} R_{2m} V_{2m} \\ R_{2m} V_{2m} \\ \vdots & \vdots \end{cases} \qquad \begin{cases} R_{2m} V_{2m} \\ R_{2m} V_{2m} \\ \vdots & \vdots \end{cases} \qquad \begin{cases} R_{2m} V_{2m} \\ R_{2m} V_{2m} \\ \vdots & \vdots \end{cases} \qquad \begin{cases} R_{2m} V_{2m} \\ R_{2m} V_{2m} \\ \vdots & \vdots \end{cases} \qquad \begin{cases} R_{2m} V_{2m} \\ R_{2m} V_{2m} \\ \vdots & \vdots \end{cases} \qquad \begin{cases} R_{2m} V_{2m} \\ R_{2m} V_{2m} \\ \vdots & \vdots \end{cases} \qquad \begin{cases} R_{2m} V_{2m} \\ R_{2m} V_{2m} \\ \vdots & \vdots \end{cases} \qquad \begin{cases} R_{2m} V_{2m} \\ R_{2m} V_{2m} \\ \vdots & \vdots \end{cases} \qquad \begin{cases} R_{2m} V_{2m} \\ R_{2m} V_{2m} \\ \vdots & \vdots \end{cases} \qquad \begin{cases} R_{2m} V_{2m} \\ R_{2m} V_{2m} \\ \vdots & \vdots \end{cases} \qquad \begin{cases} R_{2m} V_{2m} \\ R_{2m} V_{2m} \\ \vdots & \vdots \end{cases} \qquad \begin{cases} R_{2m} V_{2m} \\ R_{2m} V_{2m} \\ \vdots & \vdots \end{cases} \qquad \begin{cases} R_{2m} V_{2m} \\ R_{2m} V_{2m} \\ \vdots & \vdots \end{cases} \qquad \begin{cases} R_{2m} V_{2m} \\ R_{2m} V_{2m} \\ \vdots & \vdots \end{cases} \qquad \begin{cases} R_{2m} V_{2m} \\ R_{2m} V_{2m} \\ \vdots & \vdots \end{cases} \qquad \begin{cases} R_{2m} V_{2m} \\ R_{2m} V_{2m} \\ \vdots & \vdots \end{cases} \qquad \begin{cases} R_{2m} V_{2m} \\ R_{2m} V_{2m} \\ \vdots & \vdots \end{cases} \qquad \begin{cases} R_{2m} V_{2m} \\ R_{2m} V_{2m} \\ \vdots & \vdots \end{cases} \qquad \begin{cases} R_{2m} V_{2m} \\ R_{2m} V_{2m} \\ \vdots & \vdots \end{cases} \qquad \begin{cases} R_{2m} V_{2m} \\ R_{2m} V_{2m} \\ \vdots & \vdots \end{cases} \qquad \begin{cases} R_{2m} V_{2m} \\ R_{2m} V_{2m} \\ \vdots & \vdots \end{cases} \qquad \begin{cases} R_{2m} V_{2m} \\ R_{2m} V_{2m} \\ \vdots & \vdots \end{cases} \qquad \begin{cases} R_{2m} V_{2m} \\ R_{2m} V_{2m} \\ \vdots & \vdots \end{cases} \qquad \begin{cases} R_{2m} V_{2m} \\ R_{2m} V_{2m} \\ \vdots & \vdots \end{cases} \qquad \begin{cases} R_{2m} V_{2m} \\ R_{2m} V_{2m} \\ \vdots & \vdots \end{cases} \qquad \begin{cases} R_{2m} V_{2m} \\ R_{2m} V_{2m} \\ \vdots & \vdots \end{cases} \qquad \begin{cases} R_{2m} V_{2m} \\ R_{2m} V_{2m} \\ \vdots & \vdots \end{cases} \qquad \begin{cases} R_{2m} V_{2m} \\ R_{2m} V_{2m} \\ \vdots & \vdots \end{cases} \qquad \begin{cases} R_{2m} V_{2m} \\ R_{2m} V_{2m} \\ \vdots & \vdots \end{cases} \qquad \begin{cases} R_{2m} V_{2m} \\ R_{2m} V_{2m} \\ \vdots & \vdots \end{cases} \qquad \begin{cases} R_{2m} V_{2m} \\ \vdots & \vdots \end{cases} \qquad \begin{cases} R_{2m} V_{2m} \\ \vdots & \vdots \end{cases} \qquad \begin{cases} R_{2m} V_{2m} \\ \vdots & \vdots \end{cases} \qquad \begin{cases} R_{2m} V_{2m} \\ \vdots & \vdots \end{cases} \qquad \begin{cases} R_{2m} V_{2m} \\ \vdots & \vdots \end{cases} \qquad \begin{cases} R_{2m} V_{2m} \\ \vdots & \vdots \end{cases} \qquad \begin{cases} R_{2m} V_{2m} \\ \vdots & \vdots \end{cases} \qquad \begin{cases} R_{2m} V_{2m} \\ \vdots & \vdots \end{cases} \qquad \begin{cases} R_{2m} V_{2m} \\ \vdots & \vdots \end{cases} \qquad \begin{cases} R_{2m} V_{2m} \\ \vdots & \vdots \end{cases} \qquad \begin{cases} R_{2m} V_{2m} \\ \vdots & \vdots \end{cases} \qquad \begin{cases} R_{2m} V_{2m} \\ \vdots & \vdots \end{cases} \qquad \begin{cases} R_{2m} V_{2m} \\ \vdots & \vdots \end{cases} \qquad \begin{cases} R_{2m} V_{2m} \\ \vdots & \vdots \end{cases} \qquad \begin{cases} R_{2m} V_{2m} \\ \vdots & \vdots \end{cases} \qquad \begin{cases} R_{2m} V_{2m} \\ \vdots & \vdots \end{cases} \qquad \begin{cases}$$

(b) 
$$v_o = R'_L(i_{in} - g_m v_{in})$$
  $i_{in} = (v_{in} - v_o)/R_f$ 

$$A_V = \frac{v_o}{v_{in}} = \frac{R'_L - g_m R'_L R_f}{R'_L + R_f}$$

$$R_{in} = \frac{v_{in}}{i_{im}} = \frac{R_f}{1 - A_m}$$

The circuit used to determine output impedance is:



We define  $R'_D = R_D || (R + R_f)$ 

$$v_{gs} = v_{x} \frac{R}{R + R_{f}}$$
  $i_{x} = \frac{v_{x}}{R'_{D}} + g_{m}v_{gs}$ 

$$R_{o} = \frac{v_{x}}{i_{x}} = \frac{1}{\frac{1}{R'_{D}} + \frac{g_{m}R}{R_{f} + R}}$$

(c) The dc circuit is:

$$R_{+} \neq V_{DD} = +20$$

$$R_{+} \neq R_{D} = 3k.$$

$$V_{GSQ} = V_{DSQ}$$
  $I_{DQ} = K(V_{DSQ} - V_{to})^2$   $I_{DQ} = (V_{DD} - V_{DSQ})/R_D$ 

Using the above equations we obtain

$$3V_{DSQ}^2$$
 -29 $V_{DSQ}$  + 55 = 0  
 $V_{DSQ}$  = 7.08 V and  $I_{DQ}$  = 4.31 mA

$$g_{m} = g_{m} = \frac{\partial i_{D}}{\partial v_{GS}} \Big|_{Q-point} = 2K(V_{GSQ} - V_{to}) = 4.16 \times 10^{-3} \text{ s}$$

(d) 
$$R'_{L} = R_{D} | | R_{L} = 2.31 \text{ k}\Omega$$
  
 $A_{V} = -9.37$   
 $R_{in} = 9.64 \text{ k}\Omega$   
 $R_{O} = 414 \Omega$ 

(e) 
$$v_0(t) = v(t) \frac{R_{in}}{R + R_{in}} A_v = -0.164 \sin(2000\pi t)$$

(f) This is an inverting amplifier that has a very low input impedance compared to many other FET amplifiers.

# Problem 5.39

Referring to the circuit shown in Figure P5.39, we have


$$V_{GSQ} = V_{DSQ}$$
  $I_{DQ} = K(V_{GSQ} - V_{to})^2$   $I_{DQ} = (V_{DD} - V_{DSQ})/R_D$ 

From the previous three equations we obtain:

$$1.1V_{DSQ}^2 - 5.6V_{DSQ} - 10.1 = 0$$

$$V_{DSQ} = 6.50 \text{ V and I}_{DO} = 6.135 \text{ mA}$$

$$g_{m} = \frac{\partial i_{D}}{\partial v_{GS}} \Big|_{Q-point} = 2K(V_{GSQ} - V_{to}) = 3.5 \text{ ms}$$



$$R_{o} = \frac{v_{x}}{i_{x}} = \frac{v_{x}}{v_{x}/R_{D} + g_{m}v_{x}} = \frac{1}{1/R_{D} + g_{m}} = 253 \Omega$$


#### Problem 5.40

Refer to Table 5.1 in the book for a compact summary of the characteristics of the various types of FETs. The device in this circuit is a depletion-mode NMOS transistor. The threshold voltage is negative. Otherwise the device equations and equivalent circuit are the same as those of depletion-mode NMOS devices.

$$g_{m} = \frac{\partial i_{D}}{\partial v_{GS}} \Big|_{Q-point} = 2K(v_{GSQ} - v_{to})$$
  
= 2 × 10<sup>-3</sup>[0 - (-3)] = 6 mS

The small signal equivalent circuit is shown on the next page from which we obtain


$$R_{in} = R_G = 3.3 \text{ M}\Omega$$
  $A_v = v_o/v_{in} = -g_m R_D = -7.2$   
 $R_o = R_D = 1.2 \text{ k}\Omega$ 



Referring to Table 5.1 in the book we see that the device is a p-channel FET. To start we determine the operating point and transconductance. From the circuit, we see that  $V_{\rm GSQ}=0$ . Therefore we have  $I_{\rm DQ}=I_{\rm DSS}=2$  mA and

$$g_{m} = \frac{2\sqrt{I_{DSS}I_{DQ}}}{|V_{to}|} = \frac{2\sqrt{(2 \text{ mA}) \times (2 \text{ mA})}}{3} = 1.33 \text{ mA/V}^{2}$$

The circuit is a common-source amplifier. The small-signal equivalent circuit is:




Assuming  $v_{hum}=0$ , we have  $v_{in}=v_{gs}$  and  $v_{o}=-g_{m}v_{gs}R'_{L}$  from which we obtain  $A_{V}=-g_{m}R'_{L}$ . Evaluating we have  $R'_{L}=3.20~k\Omega$  and  $A_{V}=-4.25$ .

The equivalent circuit is shown in the solution of Problem 5.41. With  $v_{\rm in}=0$ , we have  $v_{\rm gs}=-v_{\rm hum}$  and  $v_{\rm o}=-g_{\rm m}R'_{\rm L}v_{\rm gs}$  from which we find  $A_{\rm hum}=v_{\rm o}/v_{\rm hum}=g_{\rm m}R'_{\rm L}=4.25$ . Thus for the circuit of Figure P5.41a we have  $A_{\rm v}=A_{\rm hum}$ . In other words the powersupply hum and the signal are amplified equally.

#### Problem 5.43

The bias current  $I_{DQ}$  and the transconductance are the same as those of Problems 5.41 and 5.42. The small-signal midband equivalent circuit is:



Notice that because  $C_3$  shorts the source to ground, there is no connection between  $v_{\rm hum}$  and the load. Thus we have  $A_{\rm hum}=0$ . For the signal the equivalent circuit is the same as in Problem 5.41 and we have  $A_{\rm V}=-4.25$ . Notice that the signal is amplified but the hum is not. We conclude that the circuit of Figure 5.41b is better than that of Figure 5.41a.

## Problem 5.44

Refer to Table 5.1 in the book for a compact summary of the characteristics of the various types of FETs. The device in this circuit is a depletion-mode NMOS transistor. The threshold voltage is negative. Otherwise the device equations and equivalent circuit are the same as those of depletion-mode NMOS devices.

(a) It turns out that the FET in this circuit is operating in the triode region. Thus we have

$$I_{DQ} = K[2(V_{GSQ} - V_{to})V_{DSQ} - V_{DSQ}^2]$$
  
 $I_{DQ} = (V_{DD} - V_{DSQ})/R_D$ 

Equating the right-hand sides of these equations, substituting values and simplifying we obtain

$$V_{DSQ}^2 - 9V_{DSQ} + 16 = 0$$

which yields  $V_{\rm DSQ}$  = 2.44 V. Notice that we have  $V_{\rm DSQ} \le V_{\rm GSQ}$   $V_{\rm to}$  so the assumption that the device operates in the triode region is correct. Also we have  $I_{\rm DQ}$  = 13.56 mA.

(b) 
$$i_D = K[2(v_{GS} - V_{to})v_{DS} - v_{DS}^2]$$

$$g_m = \frac{\partial i_D}{\partial v_{GS}} \Big|_{Q-point}$$

$$= 2Kv_{DS} \Big|_{Q-point} = 2KV_{DSQ} = 4.88 \text{ mS}$$

$$1/r_d = \frac{\partial i_D}{\partial v_{DS}} \Big|_{Q-point}$$

$$= 2K(v_{GS} - V_{to} - V_{DS}) \Big|_{Q-point}$$

$$r_d = \frac{1}{2K(V_{GSQ} - V_{to} - V_{DSQ})} = 321 \Omega$$

(c) 
$$R_i = R_G = 100 \text{ k}\Omega$$
  
 $R'_L = R_D | |R_L| |r_d = 195 \Omega$   
 $A_V = -g_m R'_L = -0.954$   
 $R_O = R_D | |r_d = 243 \Omega$ 

and

See Figure 5.33 in the book.

Problem 5.46

If we need a voltage-gain magnitude greater than zero we choose a common-source amplifier. To attain lowest output impedance usually a source follower is better.

Problem 5.47

We have

$$K = \left(\frac{W}{L}\right) \frac{KP}{2} = 400 \ \mu A/V^2$$

Assuming operation in saturation, we have

$$I_{DQ} = K(V_{GSQ} - V_{to})^2$$

Solving for  $V_{GSO}$  and evaluating we have

$$V_{GSQ} = V_{to} + \sqrt{I_{DQ}/K} = 3.236 \text{ V}$$

$$V_{G} = V_{DD} \frac{R_{2}}{R_{1} + R_{2}} = 10 \text{ V}$$

$$V_{G} = V_{GSQ} + R_{S}I_{DQ}$$

Solving for  $R_S$  and substituting values we have

$$R_{S} = (V_{G} - V_{GSQ})/I_{DQ} = 3.382 k\Omega$$

We have 
$$g_m = \sqrt{KI_{DQ}} = 0.8944 \text{ mS}$$

$$R'_{L} = \frac{1}{1/r_{d} + 1/R_{S} + 1/R_{L}} = 1.257 \text{ k}\Omega$$

$$A_{v} = \frac{v_{o}}{v_{in}} = \frac{g_{m}R'_{L}}{1 + g_{m}R'_{L}} = 0.5293$$

$$R_{in} = \frac{v_{in}}{i_{in}} = R_{G} = R_{1} | | R_{2} = 666.7 \text{ k}\Omega$$

$$R_{o} = \frac{1}{g_{m} + \frac{1}{R_{S}} + \frac{1}{r_{d}}} = 840.0 \Omega$$

(a) V(h)  $\stackrel{i_{1n}}{\stackrel{}{\longrightarrow}} R_{G} \stackrel{G}{\stackrel{}{\nearrow}} V_{g_{3}} \stackrel{D}{\stackrel{}{\longrightarrow}} R_{g_{3}} \stackrel{D}{\stackrel{}{\longrightarrow}} R_{g_{3}} \stackrel{P}{\stackrel{}{\longrightarrow}} R_{g_{3}} \stackrel{P}{\stackrel{}$ 

(b) Let  $R'_L = R_S | | R_L$ 

$$v_o = R'_{L}(i_{in} + g_m v_{gs})$$
 (1)

$$v_{in} = v_{gs} + v_{o}$$
 (2)

$$v_{gs} = i_{in}R_{G}$$
 (3)

Equations (1), (2) and (3) form the set from which we determine the voltage gain. First we use Equation (3) to substitute into Equation (1).

$$v_o = R'_L(i_{in} + g_m i_{in} R_G)$$
 (4)

Next we use Equations (3) and (4) to substitute into Equation (2).

$$v_{in} = R_{G}i_{in} + R'_{L}(i_{in} + g_{m}i_{in}R_{G})$$
 (5)


Finally we divide the respective sides of Equations (4) and (5) to obtain

$$A_{v} = \frac{v_{o}}{v_{in}} = \frac{R'_{L}(1 + g_{m}R_{G})}{R_{G} + R'_{L}(1 + g_{m}R_{G})}$$

Next we obtain the input resistance from Equation (5).

$$R_{in} = R_G + R'_L(1 + g_m R_G)$$

The equivalent circuit for the analysis of R is:



$$v_{in} = v_{x}R/(R + R_{G})$$
 (6)

$$v_{gs} = v_{in} - v_{x} \tag{7}$$

$$i_x = v_x/R_S + v_x/(R_G + R) - g_m v_{gs}$$
 (8)

Now we use Equation (6) to substitute into Equation (7) and the result to substitute into Equation (8).

$$i_x = v_x \left[ \frac{1}{R_S} + \frac{1}{R_G + R} + \frac{g_m R_G}{R_G + R} \right]$$

Finally we have

$$R_0 = \frac{v_X}{i_X} = \frac{1}{\frac{1}{R_S} + \frac{1}{R_G + R} + \frac{g_m^R G}{R_G + R}}$$

(c) In this circuit we have  $V_{GSQ} = 0$ . Therefore  $I_{DQ} = K(V_{to})^2 = 0.8$  mA. Then we have  $g_m = 2\sqrt{KI_{DQ}} = 0.8$  mS.

(d) 
$$R'_{L} = R_{S} | | R_{L} = 909.1 \Omega$$

$$A_{v} = \frac{v_{o}}{v_{in}} = \frac{R'_{L}(1 + g_{m}R_{G})}{R_{G} + R'_{L}(1 + g_{m}R_{G})} = 0.4213$$

$$R_{in} = R_G + R'_L(1 + g_m R_G) = 3.455 M\Omega$$

$$R_{o} = \frac{v_{x}}{i_{x}} = \frac{1}{\frac{1}{R_{S}} + \frac{1}{R_{G} + R} + \frac{g_{m}R_{G}}{R_{G} + R}} = 567 \Omega$$

#### Problem 5.49

See Figure 5.38 in the book.

## Problem 5.50

In normal operation, the junction between the gate and channel of a JFET is reverse biased.

#### Problem 5.51

The pinch-off voltage  $V_{to}$  of a JFET is the value of gate-to-channel bias required for the depletion region to extend completely across the channel. Typically, it is a few volts in magnitude and is negative for n-channel devices.  $I_{DSS}$  is the drain current in saturation for  $v_{GS} = 0$ .

## Problem 5.52

$$i_D = K(v_{GS} - v_{to})^2 (1 + \lambda v_{DS})$$

See Figure 5.43 in the book.

#### Problem 5.54

Cutoff: VGS ≤ Vto

Triode: V<sub>GS</sub> ≥ V<sub>to</sub> V<sub>GS</sub> - V<sub>DS</sub> = V<sub>GD</sub> ≥ V<sub>to</sub>

Saturation: v<sub>GS</sub> ≥ V<sub>to</sub> v<sub>GS</sub> - v<sub>DS</sub> = v<sub>GD</sub> ≤ V<sub>to</sub>

#### Problem 5.55

See Figure 5.46 in the book for the n-channel depletion MOSFET.

The p-channel enhancement device is similar in construction to Figure 5.1 except that n and p regions are interchanged. The symbol is shown in Figure 5.2 except that the arrow points in the opposite direction.

#### Problem 5.56

Refer to Table 5.1. We have  $K = I_{DSS}/V_{to}^2 = 1 \text{ mA/V}^2$ . Then we have

$$i_D = K(v_{GS} - v_{to})^2$$

$$4 \times 10^{-3} = 10^{-3} (v_{GS} + 3)^{2}$$

Solving we find  $v_{GS}=-1$  and  $v_{GS}=-5$ . However  $v_{GS}=-5$  corresponds to operation in the cutoff region so the correct answer is  $v_{GS}=-1$  V.

#### Problem 5.57

For operation in saturation we must have  $v_{DS} \ge v_{GS} - V_{to}$ . Thus for  $v_{GS} = -1$  V we must have  $v_{DS} \ge -1 - (-3) = 2$  V. For  $v_{GS} = -2$  V, saturation requires  $v_{DS} \ge 1$  V.

(a) We have  $v_{GS} > V_{to}$  and  $v_{DS} < v_{GS} - V_{to}$ . Thus the device is operating in the triode region, and we have

$$i_D = K[2(v_{GS} - v_{to})v_{DS} - v_{DS}^2]$$
  
=  $10^{-3}[2(-1 + 3)1 - 1^2]$   
= 3 mA

(b) We have  $v_{GS} > v_{to}$  and  $v_{DS} > v_{GS} - v_{to}$ . Thus the device is operating in the saturation region, and we have

$$i_D = K(v_{GS} - v_{to})^2$$

$$= 10^{-3}(-1 + 3)^2$$

$$= 4 \text{ mA}$$

# Problem 5.59

The FET is in cutoff for  $v_{GS} \le V_{to} = -3 V$ .


#### Problem 5.60

Because  $v_{GS}=0$ , we have  $i_D=I_{DSS}$  provided that  $v_{DS}>-V_{to}$ . When the meter reading becomes constant the device has reached saturation. Thus we conclude that  $I_{DSS}=13$  mA and  $V_{to}=-3$  V.


# Problem 5.61

$$I_{DSS} = KV_{to}^2 = 0.25 \times (-4)^2 = 4 \text{ mA}$$

The boundary between the triode and saturation regions is given by Equation 5.55 which is  $i_D = Kv_{DS}^2$ .



First we compute  $K = I_{DSS}/V_{to}^2 = 10^{-3} \text{ A/V}^2$ . The PSpice model name for K is BETA. Also in the PSpice model the threshold voltage must be given as -4 V. The simulation is stored in the file named P5 62. The plots are shown below. PSpice references all currents into device terminals. Because current flows out of the drain of a p-channel FET the current values reported by PSpice are negative.



## Problem 5.63

Because the meter has very high impedance we have  $i_D \cong 0$  in both circuits. Also drain current will flow unless  $v_{GS}$  is less than  $V_{to}$ . In circuit (a) because we have a JFET, we expect that  $V_{to}$  is a few volts negative. Thus the voltage across the meter equals  $-V_{to}$ .

In circuit (b) because we have an enhancement mode MOSFET, we expect the current to be zero for  $v_{\rm GS}$  = 0. Thus the meter reads zero.

Problem 5.64

$$i_D = K(v_{GS} - V_{to})^2$$
  
 $3 = 0.5(v_{GS} + 2)^2$ 

Solving we find  $v_{GS} = -4.449 \text{ V.}$  ( $v_{GS} = 0.449 \text{ is extraneous.}$ )

## Problem 5.65

- (a)  $v_{GS} = 0$ , therefore  $I_1 = I_{DSS} = 8 \text{ mA}$ .
- (b)  $v_{GS} = 0$ , therefore  $I_2 = I_{DSS} = 8 \text{ mA}$ .
- (c)  $J_4$  operates in saturation. Therefore  $I_3 = I_{DSS} = 8$  mA. Because the drain current of  $J_3$  equals  $I_{DSS}$  we have  $v_{GS3} = 0$ . Therefore we have  $v_2 = 0$ . Also we have  $v_1 = 15 (1 \text{ k}\Omega)I_3 = 7 \text{ V}$ .
- (d)  $J_7$  operates in saturation with  $v_{GS7}=0$ . Thus  $I_5=I_{DSS}=8$  mA. By symmetry  $I_5$  splits equally between  $J_5$  and  $J_6$ . Thus we have  $I_4=I_5/2=4$  mA. Then we have  $V_4=15-(1~k\Omega)I_5=7$  V. We have  $K=I_{DSS}/V_{to}^2=2$  mA/ $V_t^2$ . Also we have  $I_4=4$  mA =  $K(v_{GS5}-v_{to})$ . Substituting values and solving we obtain  $v_{GS5}=-0.586$  V. Then we have  $V_5=-v_{GS5}=0.586$  V.

## Problem 5.66

(a) 
$$v_{GS} = 0$$
  $i_{D} = I_{DSS} = 8 \text{ mA}$   $v_{DS} = 15 - (1 \text{ k}\Omega)i_{D} = 7 \text{ V}$ 

(b) We have  $v_{GS} = 0$  and  $K = I_{DSS}/V_{to}^2$ . It turns out that the FET is operating in the triode region, and we have

$$i_D = K[2(v_{GS} - v_{to})v_{DS} - v_{DS}^2] = K(8v_{DS} - v_{DS}^2)$$

$$v_{DS} = 15 - R_D i_D$$

Substituting and rearranging we obtain

$$1.5v_{DS}^2 - 13v_{DS} + 15 = 0$$

Solving we find  $v_{DS}$  = 1.37 V. (The other root  $v_{DS}$  = 7.3 is extraneous.) Then we compute  $i_D$  = 4.54 mA.

(c)  $v_{GS} = -i_D$  (Assuming  $i_D$  is in mA.)  $i_D = K(v_{GS} - v_{to})^2$  (Assuming operation in saturation.)

Substituting we obtain

$$-v_{GS} = 0.5(v_{GS} + 4)^2$$

which yields  $v_{GS} = -2$  V. Then we can compute  $i_D = K(v_{GS} - V_{to})^2$ = 2 mA and  $v_{DS} = 15 - (2.7 k\Omega + 1 k\Omega)i_D = 7.6$  V.

(d) 
$$V_G = 20 \times \frac{400 \text{ k}\Omega}{(400 \text{ k}\Omega) + (1.6 \text{ M}\Omega)} = 4 \text{ V}$$

$$V_{GS} = V_G - 3i_D \qquad \text{(Assuming } i_D \text{ is in mA.)}$$

$$i_D = K(v_{GS} - V_{to})^2 \qquad \text{(Assuming operation in saturation.)}$$

Substituting we have

$$v_{GS} = V_{G} - 3K(v_{GS} - V_{to})^{2} = 4 - 1.5(v_{GS} + 4)^{2}$$

Solving we find  $v_{GS} = -2$  V. Then we have  $i_D = 2$  mA and  $v_{DS} = 8$  V.

## Problem 5.67

$$K = I_{DSS}/V_{to}^2 = 2 \text{ mA/V}^2.$$

$$I_{DQ} = K(V_{GSQ} - V_{to})^2$$

$$4 = 2(V_{GSQ} + 3)^{2} \Rightarrow V_{GSQ} = -1.59 \text{ V}$$

$$V_{GSQ} = -R_{S}I_{DQ} \Rightarrow R_{S} = 398 \text{ }\Omega$$

The FET is in saturation if  $V_{GSQ} - V_{DSQ} < V_{to}$  which implies  $V_{DSQ} > 1.41$  V. We have  $V_{DSQ} = 20 - (R_S + R_D)I_{DQ}$ . Finally we find that the maximum value allowed for  $R_D$  is 4.25 k $\Omega$ .

## Problem 5.68

First we have  $K = I_{DSS}/V_{to}^2 = 1 \text{ mA/V}^2$ . Then from  $I_{DQ} = 9 \text{ mA}$   $= K(V_{GSQ} - V_{to})^2 \text{ we determine that } V_{GSQ} = 1 \text{ V.} \text{ Then we have}$ 

$$V_{GSQ} = 20 \frac{R_2}{R_2 + R_1} - R_S I_{DQ}$$

Substituting values and solving, we determine that  $R_2 = 1 \text{ M}\Omega$ .

For operation in saturation we require  $V_{\rm DSQ}$  >  $V_{\rm GSQ}$  -  $V_{\rm to}$  = 3 V. Thus we need 20 -  $(R_{\rm D}$  +  $R_{\rm S})I_{\rm DQ}$  > 3, which yields  $R_{\rm D}$  < 889  $\Omega$ .

# Problem 5.69

From  $I_{DQ} = 9 \text{ mA} = K(V_{GSQ} - V_{to})^2$  we determine that  $V_{GSQ} = 7$  V. Then we have


$$V_{GSQ} = 20 \frac{R_2}{R_2 + R_1} - R_S I_{DQ}$$

Substituting values and solving we determine that  $R_2 = 4 M\Omega$ .

For operation in saturation we require  $V_{\rm DSQ} > V_{\rm GSQ} - V_{\rm to} = 3$  V. Thus we need

$$20 - (R_D + R_S)I_{DQ} > 3$$

which yields  $R_D^{}$  < 889  $\Omega_{\cdot}$ 



For equivalence

$$i_{D1} + i_{D2} = 2 \frac{I_{DSS}}{v_{to}^2} (v_{GS} - v_{to})^2 = \frac{I_{DSSe}}{v_{toe}^2} (v_{GS} - v_{toe})^2$$

Thus we have  $I_{DSSe} = 2I_{DSS}$  and  $V_{toe} = V_{to}$ . Furthermore

$$g_{me} = \frac{\partial i_{De}}{\partial v_{GS}} \Big|_{Q-point} = \frac{\partial (2i_{D1})}{\partial v_{GS}} \Big|_{Q-point} = 2g_{m}$$

## Problem 5.71

(a)  $J_1$  is a common-source amplifier.  $J_2$  is a common-source amplifier.  $J_3$  is a source follower.

(b)  $J_1$  and  $J_2$  have  $V_{GSQ} = 0$ . Therefore  $I_{DQ1} = I_{DQ2} = I_{DSS} = 3$  mA.

The voltage at the gate of  ${\rm J_3}$  is 20 - (3  ${\rm k}\Omega)\,{\rm I_{DQ2}}$  = 11 V. Thus we have

$$11 = V_{GSO3} + (10 k\Omega) I_{DQ3}$$

and


$$I_{DQ3} = K(V_{GSQ3} - V_{to})^2$$
 in which  $K = \frac{I_{DSS}}{V_{to}^2} = 0.333 \text{ mA/V}^2$ 

Substituting and solving we find  $I_{DQ3} = 1.21$  mA. Next we compute the transconductances of the FETs.

$$g_{m1} = g_{m2} = 2 \frac{\sqrt{I_{DSS}I_{DQ}}}{|V_{to}|} = 2 mS$$
  
 $g_{m3} = 2 \frac{\sqrt{I_{DSS}I_{DQ3}}}{|V_{to}|} = 1.27 mS$ 

(c) 
$$R_{in} = 1 M\Omega$$
  
 $A_{v1} = -g_{m1}R'_{L1} = -g_{m1}[(3 k\Omega)||(1 M\Omega)] = -5.98$   
 $A_{v2} = -g_{m2}R'_{L2} = -g_{m2}(3 k\Omega) = -6.00$   
 $A_{v3} = \frac{g_{m3}(10 k\Omega)}{1 + g_{m3}(10 k\Omega)} = 0.927$   
 $A_{v} = A_{v1}A_{v2}A_{v3} = 33.3$   
 $A_{v} = \frac{1}{1/R_{S3} + g_{m3}} = 730 \Omega$ 

# Problem 5.72



(b) 
$$R_{in} = \frac{1}{g_m + 1/R_S}$$

$$A_V = g_m R_L'$$
 where  $R_L' = R_D || R_L$   
 $R_O = R_D$ 

(c) 
$$V_{GSQ} = -R_S I_{DQ}$$
  $I_{DQ} = K(V_{GSQ} - V_{to})^2$ 

Solving we eventually find  $I_{DO} = 1.22$  mA and

$$g_{m} = \frac{2\sqrt{I_{DSS}I_{DQ}}}{|V_{to}|} = 3.11 \text{ mS}$$

(d) 
$$R_{in} = \frac{1}{g_m + 1/R_S} = 243 \Omega$$
  $R'_L = R_D | |R_L = 4.05 k\Omega$   $R_V = g_m R'_L = 12.6$   $R_O = R_D = 6.8 k\Omega$ 

(e) 
$$v_o(t) = v(t) \frac{R_{in}}{R + R_{in}} A_v = 0.893 sin(2000 \pi t)$$

(f) This is a noninverting amplifier. Its input resistance is very low compared to that of a common-source amplifier.

# Problem 5.73

$$K = \frac{I_{DSS}}{v_{to}^2} = 2 \text{ mA/v}^2$$

With  $V_{\rm DSQ}$  = 0 the device is in the triode or cutoff region. In the triode region we have

$$1/r_{d} = \frac{\partial i_{D}}{\partial v_{DS}} \Big|_{Q-point}$$

$$= \frac{\partial}{\partial v_{DS}} K[2(v_{GS} - v_{to})v_{DS} - v_{DS}^{2}] \Big|_{Q-point}$$

$$r_{d} = \frac{1}{2K(V_{GSQ} - V_{to} - V_{DSQ})} \Big|_{Q-point} = \frac{1}{2K(V_{GSQ} - V_{to})}$$

V <sub>GSQ</sub> (V	r <sub>d</sub> (Ω)
-3	∞ (cutoff)
-2	∞ (cutoff)
-1	250
0	125
+1	83.3

Problem 5.74

$$K = \frac{I_{DSS}}{V_{+O}^2} = 1 \text{ mA/V}^2$$

With  $V_{\rm DSQ}$  = 0, the FET operates either in cutoff or in saturation. The small signal parameters are  $g_{\rm m}$  = 0 and

$$r_{d} = \frac{1}{2K(V_{GSQ} - V_{to})}$$

(See the solution to Problem 5.73.)

Vin Vin Vo


(b) 
$$\frac{v_o}{v_{in}} = \frac{r_d}{r_d + 1/(j\omega C)} = \frac{1}{1 - j(f_B/f)}$$

where  $f_B = 1/(2\pi r_d C)$  is the half-power frequency.

(c)

v <sub>GS</sub>	(V)	$r_{d}(\Omega)$	f <sub>B</sub> (kHz)
-3		00	0
-1		250	63.7
+1		125	127

(d) This is a high-pass filter.



(e) The PSpice simulation is stored in the file named P5\_74.

Chapter 6

### Exercise 6.1

See Figure 6.6 in the book.

### Exercise 6.2

A	В	C	or	D		
0	0	100	0			
0	1	1				
1	0		1			
1	1	1	0			

Each of the circuits is equivalent to an exclusive-OR gate.

### Exercise 6.3

$$NM_{H} = V_{OH} - V_{TH} = 4.5 - 4 = 0.5 V$$

$$NM_{T_{i}} = V_{TL_{i}} - V_{OL_{i}} = 2 - 1 = 1 V$$

### Exercise 6.4

Refer to the circuits shown in Figure 6.17 in the book.

- (a) If either A or B (or both) is high the corresponding switch is closed and the output is low. If both A and B are low both switches are open and the output is high. Thus we have C = A + B. In other words this is a NOR gate.
- (b) If any of the inputs are low, the corresponding switch(es) is open and the output is high. If all of the inputs are high all of the switches are closed and the output is low. Thus we have  $D = \overline{ABC}$ . In other words this is a NAND gate.
- (c) If either (or both) of the inputs are low, the corresponding switch(es) is open and the output is low. If both of the inputs are high, both of the switches are closed and the output is high. Thus we have C = AB. In other words this is an AND gate.
- (d) If either A or B (or both) is high the corresponding switch is closed and the output is high. If both A and B are low, both

switches are open and the output is low. Thus we have C = A + B. In other words this is an OR gate.

# Exercise 6.5

$$P_{dynamic} = fC_{L}(V_{SS})^{2} = (100 \times 10^{6})(2 \times 10^{-12})5^{2} = 5 \text{ mW}$$

# Exercise 6.6

$$c_{L} = \frac{P_{dynamic}}{f(V_{SS})^{2}} = \frac{10/(50 \times 10^{3})}{200 \times 10^{6} \times 5^{2}} = 40 \times 10^{-15} \text{ F}$$

### Exercise 6.7

As in Example 6.1 we have

$$P_{\text{static}} = 0.25 \times 10^{-3} = I_{\text{DD}} V_{\text{DD}}$$

$$I_{\text{DD}} = \frac{P_{\text{static}}}{V_{\text{DD}}} = 50 \ \mu\text{A}$$

$$i_{\text{D}} = \frac{V_{\text{DD}}}{R_{\text{on}} + R_{\text{D}}}$$

$$R_{\text{on}} + R_{\text{D}} = \frac{V_{\text{DD}}}{i_{\text{D}}} = \frac{5 \ V}{50 \ \mu\text{A}} = 100 \ k\Omega$$

$$R_{\text{on}} = \frac{V_{\text{OL}}}{V_{\text{DD}}} (R_{\text{D}} + R_{\text{on}}) = \frac{0.25}{5.0} \times 100 \ k\Omega = 5 \ k\Omega$$


$$R_{\text{D}} = 95 \ k\Omega$$

$$K = \frac{1}{2R_{\text{on}}(V_{\text{I}} - V_{\text{to}})} = \frac{1}{10^4 \ (5 - 1)} = 25 \ \mu\text{A/V}^2$$


$$\begin{bmatrix} \frac{W}{L} \end{bmatrix} = \frac{2K}{KP} = \frac{2(25 \times 10^{-6})}{50 \times 10^{-6}} = \frac{1}{1}$$

### Exercise 6.8

The circuit is shown below:



The simulation is stored in the file named Exer6\_8. After running the simulation we request a plot of the derivative of the output voltage with respect to the input voltage as shown:



Then we used the cursor to determine the input voltages for which the slope is -1, which yields  $\rm V_{IH}$  = 2.47 V and  $\rm V_{IL}$  = 1.21 V. Next we plotted  $\rm V_{O}$  versus  $\rm V_{I}$  and used the cursor to determine

 $V_{\rm OH}$  = 5.0 V and  $V_{\rm OL}$  = 0.259 V. Finally we compute the noise margins.

$$NM_{H} = V_{OH} - V_{IH} = 5.0 - 2.47 = 2.53 V$$
  
 $NM_{L} = V_{IL} - V_{OL} = 1.21 - 0.259 = 0.95 V$ 

### Exercise 6.9

Number of gates = 
$$\frac{P_{total}}{P_{gate}} = \frac{20}{0.25 \times 10^{-3}} = 80,000$$

### Exercise 6.10

We simulated the cascade connection of three inverters. Except for resistor values and transistor parameters the circuit is identical to Figure 6.23 in the book. The simulation is stored in the file named Exer6\_10. After running the simulation the input and output of the last gate are plotted. The plot is similar to Figure 6.24 in the book. Using the cursor we determined that  $t_{\rm PHL}$  = 19 ns and  $t_{\rm PLH}$  = 68 ns.

# Exercise 6.11

- (a) Increasing  $\mathbf{R}_{\mathrm{D}}$  increases  $\mathbf{t}_{\mathrm{PLH}}$  because the load capacitance must be charged through  $\mathbf{R}_{\mathrm{D}}.$
- (b) Increasing  $R_{\rm D}$  has negligible effect on  $t_{\rm PHL}$  because the load capacitance is discharged through the transistor.
- (c) Increasing  $R_{\mathrm{D}}$  has no effect on  $V_{\mathrm{OH}}$  which is equal to the power-supply voltage.
- (d) Increasing  $R_{\mathrm{D}}$  reduces  $V_{\mathrm{OL}}$  because less current flows through the on resistance of the FET in the low state.
- (e) Larger resistances usually require greater chip area.

# Exercise 6.12

(a) Increasing W/L has virtually no effect on  $t_{\rm PLH}$  because the load capacitance charges through  $R_{\rm D}$ .

- (b) Increasing W/L decreases  $t_{\rm PHL}$  because higher currents flow through the transistor discharging the load capacitance more quickly.
- (c) Increasing W/L has no effect on  ${\rm V}_{
  m OH}$  which equals the power-supply voltage.
- (d) Increasing W/L reduces the on resistance of the transistor thereby decreasing  $V_{\rm OL}$ .

### Exercise 6.13

- (a) Increasing the load capacitance increases  $t_{\rm PLH}$  because the time constant  $R_{\rm D}C$  is greater.
- (b) Increasing the load capacitance increases  $t_{\mbox{\footnotesize PHL}}$  because more charge must be removed from C.
- (c) and (d) Increasing the load capacitance has no effect on the steady-state operation of the circuit. Thus  $\rm V_{OH}$  and  $\rm V_{OL}$  are unaffected.

# Exercise 6.14

See Table 6.2 in the book.

### Exercise 6.15

See Figure 6.34 in the book.

### Exercise 6.16

Referring to the transfer characteristic in Figure 6.34 we see that for  $v_I = V_{DD}/2$  we have  $v_O = V_{DD/2}$ . For the NMOS transistor,  $v_{GS} = v_I = 1.5$  and  $v_{DS} = v_O = 1.5$  Notice that the NMOS operates in the saturation region. Thus the current flowing through the NMOS is  $i_{Dn} = K(v_{GS} - V_{to})^2 = 100 \times 10^{-6} (1.5 - 0.6)^2 = 81 \ \mu A$ .


### Exercise 6.17

The simulation is stored in the file named Exer6\_17. After running the simulation we used the cursor to determine that  $t_{\rm PLH}$  =  $t_{\rm PHL}$   $\cong$  1.62 ns.

### Exercise 6.18

The circuit schematic is stored in file Exer6\_18. After running the simulation we used the cursor to determine that  $t_{\rm PHL}$  =  $t_{\rm PLH}$  = 2.33 ns.

#### Exercise 6.19



The simulation is stored in the file named Fig6\_37. After

running the simulation we used Probe to obtain plots of the currents and output voltage as shown. The drain current of the PMOS is negative because PSpice references currents into the device terminals. On the other hand, in the book we have referenced drain currents out of the device for PMOS transistors.

### Exercise 6.20

A	В	M1	M2	МЗ	M4	X
Low	Low	On	On	Off	Off	High
Low	High	On	Off	Off	On	High
High	Low	Off	On	On	Off	High
High	High	off	Off	On	On	Low

# Exercise 6.21

We need to design a 2-input CMOS NOR gate that has symmetrical transition times equal to 200 ps. The total load capacitance is  $C_L$  = 200 fF. We are given  $KP_n$  = 50  $\mu A/V^2$ ,  $KP_p$  = 25  $\mu A/V^2$ ,  $V_{DD}$  = 5 V, and  $V_{ton}$  =  $|V_{top}|$  = 1 V.

Solving Equation 6.36 for  $(W/L)_p$  and substituting values we have

$$\left(\frac{W}{L}\right)_{p} = \frac{MC_{L}V_{DD}}{t_{PLH}KP_{p}(V_{DD} - |V_{top}|)^{2}}$$

$$= \frac{2(200 \times 10^{-15})5}{(200 \times 10^{-12})(25 \times 10^{-6})(5 - 1)^{2}}$$

$$= 25$$

Now using Equation 6.31, we have

$$\left[ \frac{\mathbf{W}}{\mathbf{L}} \right]_{\mathbf{n}} = \frac{1}{2\mathbf{M}} \left[ \frac{\mathbf{W}}{\mathbf{L}} \right]_{\mathbf{p}} = 6.25$$

### Exercise 6.22


The circuit is the same as the NOR gate shown in Figure 6.49 in the book except that transistors  $M_A$ ,  $M_B$ ,...,  $M_M$  must be connected in series rather than parallel.

# Problem 6.1

A truth table lists all combinations of the input variables and the corresponding output values.

# Problem 6.2

$$AB = \overline{A} + \overline{B}$$
 and  $(A + B) = \overline{A} \overline{B}$ 



Α	В	AND	OR	XOR	NAND	NOR
0	0	0	0	0	1	1
0	1	0	1	1	1	0
1	0	0	1	1	1	0
1	1	1	1	0	0	0

One way to prove the validity of a Boolean algebra equation is to show that both sides yield the same result for all combinations of the logic variables.

# Problem 6.5

(a) 
$$D = ABC + AB$$

A	В	C	D
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	0
1	1	1	1

(b) 
$$E = AB + ABC + CD$$

A	В	С	D	Ε
0	0	0	0	0
0	0	0	1	1
0	0	1	0	0
0	0	1	1	0
0	1	0	0	0
0	1	0	1	1
0	1	1	0	0
0	1	1	1	0
1	0	0	0	0
1	0	0	1	1
1	0	1	0	1
1	0	1	1	1
1	1	0	0	1
1	1	0	1	1
1	1	1	0	1
1	1	1	1	1

(c) 
$$Z = WX + \overline{(W + Y)}$$

W	X	Y	Z
0	0	0	1
0	0	1	0
0	1	0	1
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	1

(a) 
$$F = (A + B)C$$
 (b)  $F = A + B + BC$  (c)  $F = D + AB + BC$ 

### Problem 6.7

Α	В	A	+	В	AB	Ā	A + AB	$(A + B)(\overline{A} + AB)$
0	0		0		0	1	1	0
0	1		1		0	1	1	1
1	0		1		0	0	0	0
1	1		1		1	0	1	1

The columns for  $(A + B)(\overline{A} + AB)$  and B are the same. Thus we have shown that  $(A + B)(\overline{A} + AB) = B$ .

# Problem 6.8


A	В	C	A + B	A + C	(A + B) (A + C)	A + BC	
0	0	0	0	0	0	0	
0	0	1	0	1	0	0	
0	1	0	1	0	0	0	
0	1	1	1	1	1	1	
1	0	0	1	1	1	1	
1	0	1	1	1	1	1	
1	1	0	1	1	1	1	
1	1	1	1	1	1	1	


The two right-most columns are the same thus we have shown that


$$(A + B) (A + C) = A + BC$$

	A	В	A	+	ĀB	A	+	В
1	0	0		0			0	
	0	1		1			1	
d	1	0		1			1	
	1	1		1			1	

# Problem 6.10







# Problem 6.11

(a) 
$$F = AB + (\overline{C} + A)\overline{D} = (\overline{A} + \overline{B})(\overline{AC} + D)$$

(b) 
$$F = A(\overline{B} + C) + D = (\overline{A} + B\overline{C})\overline{D}$$

(c) 
$$F = A\overline{B}C + A(B + C) = (\overline{A} + B + \overline{C})(\overline{A} + \overline{B} C)$$

- V<sub>IL</sub> is the highest input voltage guaranteed to be accepted as logic 0.
- V<sub>IH</sub> is the lowest input voltage guaranteed to be accepted as logic 1.
- ${\tt V}_{\rm OL}$  is the highest logic-0 output voltage produced (provided that the input voltages are higher than  ${\tt V}_{\rm IH}$  or lower than  ${\tt V}_{\rm IL})$  .
- $^{\rm V}_{\rm OH}$  is the lowest logic-1 output voltage produced (provided that the input voltages are lower than  $\rm V_{IL}$  or higher than  $\rm V_{TH})$  .
- $= NM_{H} = V_{OH} V_{IH}$
- I<sub>OH</sub> is the current that the output is capable of sourcing when the output is high.
- I<sub>OL</sub> is the maximum current that the output can sink when the gate output is in the low state.
- I<sub>IL</sub> is the worst-case (maximum magnitude) input current, provided that the input voltage is in the acceptable logic-0 input range.
- I<sub>IH</sub> is the worst-case input current for a high input.

# Problem 6.13

When a logic inverter is sourcing current, current flows out of its output terminal.

Fanout is the number of input terminals connected to the output of the driver.

### Problem 6.15

The power delivered to the inverter by the power supply when the logic levels are constant is called the static power or quiescent power.

Dynamic power is the energy required to charge the load capacitance divided by the switching period.

### Problem 6.16

$$P_{dynamic} = fc_{L}(V_{SS})^{2}$$

$$= (400 \times 10^{6}) (100 \times 10^{-15}) 3^{2}$$

$$= 0.36 \text{ mW}$$

# Problem 6.17

See Figure 6.15 in the book.

### Problem 6.18

The speed-power product of a logic inverter is the product of the power dissipation and the propagation delay.

# Problem 6.19

See Figure 6.9 in the book.

### Problem 6.20

$$NM_{H} = V_{OH} - V_{IH} = 4.5 - 3 = 1.5 V$$
  
 $NM_{L} = V_{IL} - V_{OL} = 1.5 - 1 = 0.5 V$ 

Many correct answers can be given. See Figure 6.16 in the book for one example.


### Problem 6.22

With the output connected to the input we have  $v_0 = v_I$ . If we plot this on the inverter characteristic the operating point is at the intersection of the line and the characteristic.

An alternative solution is to obtain the equation for the appropriate portion of the characteristic which is  $v_0 = -3.6v_1 + 11.2$ . Then we substitute  $v_0 = v_1$  and solve obtaining  $v_0 = v_1 = 2.43$  V.

### Problem 6.23

Because the switch is open for  $v_{\rm I} \le 2$  V we conclude that  $V_{\rm IL} = 2$  V. Similarly because the switch is closed for  $v_{\rm I} \ge 3.5$  V we conclude that  $V_{\rm IH} = 3.5$  V. Given that  $I_{\rm OL} = -1$  mA we can compute the largest output voltage in the low state by solving the circuit with the switch closed as shown below.



Writing a current equation for the circuit with the switch closed we have

$$\frac{V_{OL}}{250} + \frac{V_{OL} - 5}{1000} = 1 \text{ mA}$$

Solving we obtain  $\rm V_{OL}$  = 1.2 V. Similarly solving the circuit with the switch open we obtain  $\rm V_{OH}$  = 4.5 V. Finally the noise margins are

$$NM_{H} = V_{OH} - V_{IH} = 4.5 - 3.5 = 1 V$$
  
 $NM_{L} = V_{IL} - V_{OL} = 2.0 - 1.2 = 0.8 V$ 

# Problem 6.24

Dynamic power is proportional to frequency  $P_{\mbox{dynamic}} = \mbox{If.}$  The total power dissipation is the sum of the static dissipation and the dynamic power.

Using the data given, we can write the following two equations

1.5 = 
$$P_{\text{static}} + 10^7 \text{K}$$
  
2.5 =  $P_{\text{static}} + 2 \times 10^7 \text{K}$ 

Solving we find  $P_{\text{static}} = 0.5 \text{ W}$  and  $K = 10^{-7}$ .

f	(MHz)	P <sub>static</sub> (W)		P <sub>dynamic</sub> (W)	
П	10	0.5		1	
	20	0.5		2	

### Problem 6.25

The energy delivered to the capacitor when the output switches from low to high is

Energy = 
$$\frac{1}{2} \text{ CV}_{OH}^2 - \frac{1}{2} \text{ CV}_{OL}^2 = 0.5(20 \times 10^{-12})(4^2 - 1^2) = 150 \text{ pJ}$$

When the output switches low this energy is dissipated. Thus the dynamic power is the energy dissipated per cycle times the frequency.


$$P_{dynamic} = Energy \times f = 150 \times 10^{-12} \times 25 \times 10^{6} = 3.75 \text{ mW}$$

(a) With the switch closed, we have

$$V_{OL} = 5 \frac{250}{1000 + 250} = 1 \text{ V}$$

With the switch open, the output voltage is  $V_{OH} = 5 \text{ V}$ .

(b) The figure shows the waveform for the high-to-low transition.



The output voltage is given by

$$v_O(t) = 1 + 4exp(-t/\tau)$$

where  $\tau$  is the time constant of the circuit. The time constant is the product of the capacitance and the Thévenin resistance of the gate with the switch closed. The Thévenin resistance is the parallel combination of the 1 k $\Omega$  and 250  $\Omega$  resistances which is 200  $\Omega$ . Thus we have  $\tau$  = 200C = 0.4 ns.  $t_{\rm pr}$  is the time

required for the output voltage to make half of the transition (at which time we have  $v_0 = 3 \text{ V}$ ). Thus we can write:

$$3 = 1 + 4\exp(-t_{PHL}/\tau)$$

Solving we find  $t_{PHL} = \tau ln(2) = 0.277 \text{ ns.}$ 

Equation 6.23 in the book applies for the low-to-high transition with  $R_{\rm D}$  = 1  $k\Omega.$  Thus we have

$$t_{PLH} = -R_D Cln(0.5) = 0.6931R_D C = 1.386 \text{ ns}$$

Finally we have


$$t_{\rm PD}$$
 = (1/2)( $t_{\rm PHL}$  +  $t_{\rm PLH}$ ) = 0.832 ns


(c) The static power dissipation with the output high is zero. With the output low the current taken from the power supply in steady state is (5 V)/(1000 + 250) = 4 mA. Thus the power dissipation in the low output state is  $5 \text{ V} \times 4 \text{ mA} = 20 \text{ mW}$ .

### Problem 6.27

In the high state the maximum fanout is the largest integer that does not exceed  $|I_{OH}|/I_{IH}=6$ . In the low state the maximum fanout is the largest integer that does not exceed  $I_{OL}/|I_{IL}|=4$ . The circuit must be able to operate with outputs in either state. Thus the maximum fanout allowed is 4.

### Problem 6.28





Two-input NOR gate

# Problem 6.29

To ensure large noise margins, we need  $V_{\rm OL} \ll V_{\rm DD}$ . To achieve this, we must have  $R_{\rm D} \gg R_{\rm on}$ .

# Problem 6.30

To decrease static power dissipation in the low output state we should (a) increase  $R_{\rm D}$ ; (b) reduce W; (c) increase L; (d) reduce  $V_{\rm DD}$ .

The advantages of increasing  $R_{\mathrm{D}}$  are reduced power dissipation and reduced  $V_{\mathrm{OL}}$ . Disadvantages are longer switching times and increased chip area.

### Problem 6.32


To achieve static power of 0.1 mW in the low output state, we require  $I_{DD} = (0.1 \text{ mW})/(5 \text{ V}) = 20 \ \mu\text{A}$ . Then we have  $R_D + R_{OD} = (5 \text{ V})/(20 \ \mu\text{A}) = 250 \ k\Omega$ .

To achieve  $V_{OL} = V_{DD}R_{on}/(R_D + R_{on}) = 0.5$  V we need to design for  $R_D = 9R_{on}$ . Then because we need  $R_D + R_{on} = 250$  k $\Omega$ , we find that  $R_D = 225$  k $\Omega$  and  $R_{on} = 25$  k $\Omega$ . Solving Equation 6.15 for K and substituting values, we have


$$K = \frac{1}{2R_{on}(v_{GS} - v_{to})} = \frac{1}{2(25 \times 10^3)(5 - 1)} = 5 \mu A/V^2$$

$$\left(\frac{W}{L}\right) = \frac{2K}{KP} = \frac{10 \mu A/V^2}{50 \mu A/V^2} = 0.2$$

(Actually it would be better to design for W/L = 1 because this would consume less chip area and would produce a lower value of  $V_{\rm OL}$ .) The circuit diagram is:



We used the simulation stored in P6 33b to plot the characteristics. Then we used Probe to plot the load line and the cursor to determine that  $\rm V_{OL}=0.532$  which is slightly higher than the design goal of 0.5 V. This is due to the curvature of the NMOS characteristics in the triode region. We could modify W/L by trial and err to attain  $\rm V_{OL}=0.5~V$  if desired.




### Problem 6.34

The circuit diagram is shown in the solution for Problem 6.32. The simulation is stored in the file named P6\_34. Plots of  $v_0$  and  $dv_0/dv_1$  versus  $v_1$  can be obtained using Probe.

Recall that  $\rm V_{IH}$  and  $\rm V_{IL}$  are the input voltages at the points for which  $\rm dv_O/dv_I$  = -1. From the plots which are shown on the next page, we used the cursor to determine that  $\rm V_{IH}$  = 2.99 V,  $\rm V_{IL}$  = 1.45 V,  $\rm V_{OH}$  = 5 V and  $\rm V_{OL}$  = 0.532 V. Then we have

$$NM_{H} = V_{OH} - V_{IH} = 5 - 2.99 = 2.01 V$$
  
 $NM_{L} = V_{IL} - V_{OL} = 1.45 - .532 = 0.92 V$ 




First we solve Equation 6.15 for K and substitute values.

$$K = \frac{1}{2R_{on}(v_{GS} - v_{to})} = \frac{1}{2(2000)(5 - 1)} = 62.5 \ \mu A/V^2$$

$$\left(\frac{W}{L}\right) = \frac{2K}{KP} = \frac{2 \times 62.5}{50} = 2.5$$

The simulation is stored in the file named P6 35. The plot of  $i_D$  versus  $v_{DS}$  is shown on the next page along with the i-v plot for a 2-k $\Omega$  resistance.

Of course the two curves match only for small values of voltage. At 1 V the current for the FET is 12.6% less than that of the resistor.



The simulation is stored in the file named P6\_36. Recall that  $V_{\mathrm{IH}}$  and  $V_{\mathrm{IL}}$  are the input voltages at the points for which  $dv_{\mathrm{O}}/dv_{\mathrm{I}}=$  -1. From the plots shown below, we used the cursor to determine that  $V_{\mathrm{IH}}=$  1.08 V,  $V_{\mathrm{IL}}=$  2.04 V,  $V_{\mathrm{OH}}=$  5 V and  $V_{\mathrm{OL}}=$  0.12 V. Then we have

$$NM_{H} = V_{OH} - V_{IH} = 5 - 2.04 = 2.96 \text{ V}$$

$$NM_{L} = V_{IL} - V_{OL} = 1.08 - 0.12 = 0.96 \text{ V}$$

$$5.00$$

$$0 \text{ UD(M1)}$$

$$0 \text{ Probe Eursor}$$

$$F1 = 1.5864, -1.6660$$

$$F2 = 2.6412, -1.6660$$

$$F2 = 2.6412, -1.6660$$

$$G1F = -960.748M, 0.660$$

$$G1F = -960.748M, 0.660$$

$$G1F = -960.748M, 0.660$$

$$G1F = -960.748M, 0.660$$

The analysis to determine  $t_{\rm PHL}$  is more difficult than that for  $t_{\rm PLH}$  in the resistor-pull-up inverter because the nonlinear relationships for the NMOS need to be taken into account. In the analysis of  $t_{\rm PLH}$  we have a simple RC circuit because the NMOS acts as an open circuit.

# Problem 6.38

To improve (reduce) the switching intervals of a resistor-pull-up NMOS inverter we should (a) decrease  $R_D$ ; (b) increase W; (c) decrease L; and (d) increase  $V_{DD}$ .


### Problem 6.39

Using Equations 6.22 and 6.23, we have


$$t_r = 2.20R_DC = 44 \text{ ns}$$

$$t_{PLH} = 0.6931R_{D}C = 13.9 \text{ ns}$$

The simulation is stored in the file named P6\_39. A plot of the transient response is shown below. With the cursor we can verify that  $t_{\rm PLH}$  = 13.9 ns and determine that  $t_{\rm PHL}$  = 1.3 ns.



The Thévenin equivalent circuit with the switch closed is:



The Thévenin resistance is  $R_{\rm th} = R_{\rm D} | | R_{\rm on}$  and the Thévenin voltage is  $V_{\rm OL} = V_{\rm DD} R_{\rm on} / (R_{\rm D} + R_{\rm on})$ . Assuming that the input switches from low to high at t = 0 and that the circuit was in steady state prior to t = 0, we have

$$v_O(t) = v_{OL} + (v_{DD} - v_{OL}) \exp(-t/\tau)$$

where  $\tau = R_{\rm th} C_{\rm L}$  is the time constant. Furthermore  $t_{\rm PHL}$  is the time at which  $v_{\rm O} = V_{\rm DD} - (V_{\rm DD} - V_{\rm OL})/2 = (V_{\rm DD} + V_{\rm OL})/2$ . Thus we can write


$$(V_{DD} + V_{OL})/2 = V_{OL} + (V_{DD} - V_{OL}) \exp(-t_{PHL}/\tau)$$

$$1/2 = \exp(-t_{PHL}/\tau)$$


$$t_{PHL} = \tau ln(2) = \frac{Cln(2)}{1/R_D + 1/R_{On}}$$

# Problem 6.41

The circuit diagram is identical to Figure 6.23 in the book except for component values. The simulation is stored in the file named P6\_41. Plots of the input and output of the last stage are shown on the next page. Using the cursor we determine that  $t_{\rm PHL}$  = 1.99 ns and  $t_{\rm PLH}$  = 14.4 ns.




The schematic is stored in the file named P6\_42. The transfer characteristic is



With the output high, the supply current is zero and the static power dissipation is zero. With the output low, the supply current is 477  $\mu\text{A}$  and the static power dissipation is 2.39 mW.

# Problem 6.43

The schematic is stored in the file named P6\_43 and is shown on the next page with the input and output waveforms for the final stage.



Using the cursor in Probe we determine that  $\rm t_{PHL}$  = 0.22 ns and  $\rm t_{PLH}$  = 2.26 ns.


# Problem 6.44

Substituting values into Equation 6.24, we have

$$V_{ton} = V_{ton-0} + \gamma_{\nu} \left( \sqrt{2\phi_{p} - V_{BS}} - \sqrt{2\phi_{p}} \right)$$

$$= 1 + 0.6 \left( \sqrt{1.6 - V_{BS}} - \sqrt{1.6} \right)$$

The plot is shown on the next page.



See Figure 6.25e in the book.

# Problem 6.46

The output impedance of a CMOS inverter is the on resistance of either the PMOS or the NMOS depending on whether the output is high or low, respectively.

# Problem 6.47

Ideally the static power consumption of a CMOS inverter is zero.

# Problem 6.48

$$K_n = \left(\frac{W}{L}\right)_n \times \frac{KP_n}{2} = 75 \ \mu A/V^2$$

$$K_p = \left[\frac{W}{L}\right]_p \times \frac{KP_p}{2} = 75 \ \mu A/V^2$$

Because the inverter is designed with  $K_p = K_n$  the transfer characteristic is symmetrical and  $v_0 = V_{DD}/2$  when  $v_I = V_{DD}/2$ . For all cases the transistors operate in the saturation region. For  $v_I = V_{DD}/2$  we have

$$I_{DD} = i_{Dn} = K_{n}(v_{GSn} - v_{ton})^{2}(1 + \lambda v_{DSn})$$

$$= K_{n}(V_{DD}/2 - V_{ton})^{2}(1 + \lambda V_{DD}/2)$$

$$= 75 \times 10^{-6}(V_{DD}/2 - 1)^{2}$$

$$V_{DD}(V) I_{DD}(\mu A)$$

$$3 18.75$$

$$5 168.8$$

$$10 1200$$

For  $v_I = 0$ , we have  $I_{DD} = 0$  for all values of  $V_{DD}$ .

# Problem 6.49

In this case the PMOS delivers current to the short circuit. The PMOS has  $v_{GS}=-v_{DD}$ ,  $v_{DS}=-v_{DD}$  and  $K_p=75~\mu\text{A/V}^2$ . Thus the current is

$$i_{short} = i_{Dp} = K_p(v_{GS} - v_{top})^2 = K_p(-v_{DD} + 1)^2$$

$v_{DD}$	(V)	I <sub>DD</sub>	(mA)	P	(mW)
3		0.3		0.	9
5		1.2		6.	. 0
10		6.08		60	8.0

### Problem 6.50

For  $v_{\rm I}$  high and  $v_{\rm O}$  = 0.5 V, the PMOS is cutoff and the NMOS is operating in the triode region. The current drawn by the NMOS is


$$i_0 = i_{Dn} = K_n[2(v_{GSn} - v_{ton})v_{DSn} - v_{DSn}^2]$$

$$i_0 = 75 \times 10^{-6} [2(5-1)0.5 - (0.5)^2] = 0.281 \text{ mA}$$

(We are referencing the current  $i_0$  into the output terminal of the inverter.) Because this inverter has a symmetrical transfer characteristic we have  $i_0$  = -0.281 mA for  $v_I$  = 0 and  $v_O$  = 4.5 V.


# Problem 6.51

We want the inverter transfer characteristic to pass through the point  $v_{\rm I}=1.6~v_{\rm O}=2.5$ . Our approach is to use PSpice and Probe to simulate the inverter and display the transfer characteristic. We adjust  $(\text{W/L})_{\rm n}$  by trial and err. We find that  $(\text{W/L})_{\rm n} \cong 8$  produces the desired result. The simulation is stored in the file named P6\_51 and the transfer characteristic is shown below.



# Problem 6.52

The schematic is stored in the file named P6\_52. The transfer characteristic is shown on the next page.



Let us start by computing the W/L ratio needed for the NMOS to be able to sink 1.5 mA for  $v_0=v_{DSn}=0.8$  V. Here the NMOS operates in the triode region with  $v_{GSn}=5$  V,  $v_{DSn}=0.8$  and  $i_{Dn}=1.5$  mA. We have

$$i_{Dn} = K_{n}[2(v_{GSn} - V_{ton})v_{DSn} - v_{DSn}^{2}]$$

$$K_{n} = \frac{i_{Dn}}{[2(v_{GSn} - V_{ton})v_{DSn} - v_{DSn}^{2}]}$$

$$= \frac{1.5 \text{ mA}}{[2(5 - 1)0.8 - 0.8^{2}]} = 260.4 \times 10^{-6}$$

$$\left[\frac{W}{L}\right] = \frac{2K}{KP_{n}} = \frac{2 \times 260.4 \times 10^{-6}}{50 \times 10^{-6}} = 10.4$$

Similarly we solve for (W/L)  $_p$  for the PMOS to source 60  $\mu A$  for  $v_O^{}=$  2.4 V.

$$K_{p} = \frac{1_{Dp}}{[2(v_{GSp} - v_{top})v_{DSp} - v_{DSp}^{2}]}$$

$$= \frac{60 \times 10^{-6}}{[2(-5 + 1)(-2.6) - (-2.6)^{2}]}$$


$$= 4.27 \times 10^{-6}$$

$$\left[\frac{W}{L}\right]_{p} = \frac{2K}{KP_{p}} = \frac{2 \times 4.27 \times 10^{-6}}{25 \times 10^{-6}} = 0.342$$

Because  $(W/L)_p = 0.342$  is a minimum requirement, we could save chip space by selecting  $(W/L)_p = 1$  and exceed the requirements. In practice we would also want to allow some design margin.

# Problem 6.54


For all three parts we have  $V_{OH}=5~V$  and  $V_{OL}=0~V$ . The schematic is stored in the file named P6\_64. We sweep the input voltage and then use Probe to plot  $dv_{O}/dv_{I}$ . Finally we determine the input voltages for which the slope equals minus unity. The plot is shown for part (a).



The answers are shown in the table on the next page.

	A <sup>IT</sup> (A)	V <sub>IH</sub> (V)	NM <sub>L</sub> (V)	NM <sub>H</sub> (V)
(a)	1.98	3.01	1.98	1.99
(b)	3.02	3.82	3.02	1.18
(c)	1.18	1.97	1.18	3.03

The small-signal equivalent circuit for the CMOS inverter is:



Because the transistors are identical except for polarity, the  $\mathbf{g}_{\mathbf{m}}$  and  $\mathbf{r}_{\mathbf{d}}$  values are equal. From the circuit, we have

$$\frac{dv_0}{dv_T} = \frac{v_0}{v_i} = -g_m r_d$$

For the NMOS transistor we have

$$i_{D} = K(v_{GS} - V_{to})^{2}(1 + \lambda v_{DS})$$

$$g_{m} = \frac{\partial i_{D}}{\partial v_{GS}} \Big|_{Q-point} = 2K(v_{GS} - V_{to})(1 + \lambda v_{DS}) \Big|_{Q-point}$$

$$= 2K(V_{DD}/2 - V_{to})(1 + \lambda V_{DD}/2)$$

$$1/r_{d} = \frac{\partial i_{D}}{\partial v_{DS}} \Big|_{Q-point} = \lambda K(v_{GS} - V_{to})^{2} \Big|_{Q-point}$$

$$= \lambda K(V_{DD}/2 - V_{to})^{2}$$

$$\begin{split} \frac{dv_{O}}{dv_{I}} &= -g_{m}r_{d} = -\frac{2K(V_{DD}/2 - V_{to})(1 + \lambda V_{DD}/2)}{\lambda K(V_{DD}/2 - V_{to})^{2}} \\ &= \frac{-2(1 + \lambda V_{DD}/2)}{\lambda (V_{DD}/2 - V_{to})} \end{split}$$

We assumed that  $\lambda_n=0$ , that the input switches instantaneously, and that the NMOS remains in saturation during the entire transient. In other words we assumed that the boundary between the saturation and triode regions (point D in Figure 6.35) is on the left-hand side of point C.

# Problem 6.57

From Equations 6.29 and 6.30 we see that the switching times are inversely proportional to W/L. Thus we should increase the W/L ratios of the transistors by a factor of 1.25. (In practice increasing W/L may also increase  $C_{\rm L}$  and an even larger factor may be needed. This can be determined by trial and err using SPICE.)

# Problem 6.58

We can compute the switching times using Equations 6.29 and 6.30 which are:

$$t_{PHL} = \frac{c_L v_{DD}}{\left(\frac{w}{L}\right)_n KP_n (v_{DD} - v_{ton})^2} \qquad t_{PLH} = \frac{c_L v_{DD}}{\left(\frac{w}{L}\right)_p KP_p (v_{DD} - v_{top})^2}$$

	t <sub>PHL</sub> (ns)	t <sub>PLH</sub> (ns)	
(a)	4.17	4.17	
(b)	4.17	0.417	
(c)	0.417	4.17	

This inverter has a symmetrical transfer characteristic. Maximum supply current occurs when  $v_{\rm I}=v_{\rm O}=V_{\rm DD}/2$ . The current is given by

$$I_{DDmax} = K_n (v_{GSn} - v_{to})^2$$

$$= \left(\frac{W}{L}\right) \frac{KP_n}{2} (V_{DD}/2 - v_{to})^2$$

$$= 281.3 \ \mu A$$

# Problem 6.60

For each cycle of the pulse train, a charge of Q =  $C_L V_{DD}$  = 5 pC is taken from the supply to charge the load capacitance. The average current is Q/T where T is the period of the pulse train. Thus  $I_{DDavg} = C_L V_{DD} f = 0.25$  mA.  $P_{DDavg} = V_{DD} I_{DDavg} = 1.25$  mW.

# Problem 6.61


We solve Equations 6.29 and 6.30 for (W/L) and substitute values.

$$\left(\frac{W}{L}\right)_{n} = \frac{C_{L}V_{DD}}{KP_{n}t_{PHL}(V_{DD} - V_{ton})^{2}}$$

$$= \frac{2 \times 10^{-12} \times 5}{50 \times 10^{-6} \times 500 \times 10^{-12}(5 - 1)^{2}}$$

$$= 25$$

Similarly we find  $(W/L)_p = 50$ .



# Problem 6.63

NAND gates consume less chip area than NOR gates.

# Problem 6.64

Assuming that KP  $_{\rm n}$  = 2KP  $_{\rm p}$ , all of the transistors have the same dimensions in a two-input NAND gate. For symmetrical operation we have required two NMOS and two PMOS transistors each with W = 4  $\mu$ m and L = 1  $\mu$ m. Thus the total area consumed is 16  $(\mu\text{m})^2$ . (We are not accounting for the guard bands needed around each transistor.)

Assuming that  $\mathrm{KP}_{\mathrm{n}} = 2\mathrm{KP}_{\mathrm{p}}$ , the PMOS transistors require W/L that is four times that of the NMOS transistors. Thus the PMOS transistors must have W = 8  $\mu\mathrm{m}$  and L = 1  $\mu\mathrm{m}$ . The NMOS transistors have W = 2 $\mu\mathrm{m}$  and L = 1  $\mu\mathrm{m}$ . The total area consumed is 20  $(\mu\mathrm{m})^2$ . This compares to 16  $(\mu\mathrm{m})^2$  for the two-input NAND gate of Problem 6.64 which has nearly the same speed and drive capability. (We are not accounting for the guard bands needed around each transistor.)

## Problem 6.66

We need to design a three-input CMOS NOR gate that has symmetrical transition times equal to 200 ps. The total load capacitance is  $C_L$  = 200 fF. We are given KP<sub>n</sub> = 50  $\mu A/V^2$ , KP<sub>p</sub> = .25  $\mu A/V^2$ ,  $V_{DD}$  = 5 V, and  $V_{ton}$  =  $|V_{top}|$  = 1 V.

Solving Equation 6.35 for  $\left(W/L\right)_n$  and substituting values we have

$$\left(\frac{W}{L}\right)_{n} = \frac{c_{L}v_{DD}}{t_{PHL} KP_{n} (v_{DD} - v_{ton})^{2}}$$

$$= \frac{(200 \times 10^{-15})5}{(200 \times 10^{-12})(50 \times 10^{-6})(5 - 1)^{2}}$$


$$= 6.25$$


Now using Equation 6.31, we have

$$\begin{bmatrix} \frac{\mathbf{W}}{\mathbf{L}} \end{bmatrix}_{\mathbf{p}} = 2\mathbf{M} \begin{bmatrix} \frac{\mathbf{W}}{\mathbf{L}} \end{bmatrix}_{\mathbf{n}} = 37.5$$

## Problem 6.67

The schematic is stored in the file named P6\_67. The transfer characteristics are shown on the next page.






The schematic is stored in the file named P6\_68. The worst case delays are  $t_{\rm PHL}$  = 1.52 ns and  $t_{\rm PLH}$  = 2.01 ns.

Problem 6.69


$$F = \overline{A(B + C)} = \overline{A} + \overline{B} \overline{C}$$




# Problem 6.71

φ	M <sub>1</sub>	M <sub>2</sub>	M <sub>3</sub>	M <sub>4</sub>	M <sub>5</sub>	М <sub>6</sub>	M <sub>7</sub>	F	IDD
1	off	off	on	off	off	off	on	0	0
0	off	off	on	off	off	on	off	1	0

# Problem 6.72





### Problem 6.74

Consider a capacitor that is discharged through an NMOS transistor. Assume that the transistor operates in saturation during the transient. Then the time required to discharge the capacitor to half of the initial voltage is given by Equation 6.35.

$$t_{PHL} = \frac{c_L v_{DD}}{\left(\frac{W}{L}\right)_n KP_n (v_{DD} - v_{ton})^2}$$

$$\frac{\left(\frac{W}{L}\right)_{n}}{t_{PHL}^{KP}_{n} \left(v_{DD} - v_{ton}\right)^{2}} = \frac{(500 \times 10^{-15})5}{(500 \times 10^{-12})(50 \times 10^{-6})(5 - 1)^{2}}$$

$$= 6.25$$

Now in the worst case, the capacitor must discharge through the series combination of three NMOS transistors. Three NMOS devices in series is equivalent to a single transistor with 1/3 of the W/L for each transistor. Thus transistors  $\rm M_1$ ,  $\rm M_2$ ,  $\rm M_4$ ,  $\rm M_5$  and  $\rm M_7$  need to have W/L = 3 × 6.25 = 18.75. Transistor  $\rm M_3$  should have W/L = 18.75/2 = 9.375. The PMOS  $\rm M_6$  requires W/L = 12.5.


See the solution to Problem 6.74. For a two-input NOR gate, the capacitor must discharge through two NMOS transistors in series. Each transistor must have W/L =  $2 \times 6.25 = 12.5$ .

Problem 6.76

See the solution to Problem 6.74. For a two-input NAND gate, the capacitor must discharge through three NMOS transistors in series. Each NMOS transistor must have W/L =  $3 \times 6.25 = 18.75$ . The PMOS transistor should have W/L = 12.5.

## Problem 6.77

The simulation is stored in the file named P6 77.



See Figure 6.51 in the book.


Problem 6.79

The schematic is stored in the file named P6\_79. For C high the output voltage is nearly equal to  $v_{\rm I}$ . The maximum magnitude of  $v_{\rm O}$  -  $v_{\rm I}$  is 163 mV. For C low the output is nearly zero.


Problem 6.80


Applying DeMorgan's law we have

$$F = AB + C = (\overline{A} + \overline{B})\overline{C}$$




The simulation is stored in the file named Exer7\_1. The circuit diagram is:





Plots of the output resistance:



For the Widlar source, the compliance range extends from 0.5 to 15 V, and the output resistance is approximately 60 M $\Omega$  in the compliance range. For the current mirror the compliance range extends from 0.35 to 15 V and the output resistance is approximately 10 M $\Omega$  in the compliance range.

## Exercise 7.2

The circuits are shown in Figure 7.13. The schematic is stored in file Fig7\_13. The simulation results show that the mirror has an output resistance of approximately 100 k $\Omega$  in the compliance range, whereas the Wilson sink has an output resistance ranging from 8 M $\Omega$  to 10 M $\Omega$ . [Hint: To obtain a plot of the output resistance of the Wilson source, use the analysis/setup/options command and change the parameter RELTOL to 10<sup>-9</sup>, then after the simulation request a plot of 1/D(IC(Q4)).]

## Exercise 7.3

Because we are given  $A_2=A_1$ , we have  $I_{ref}=I_2$ . Furthermore,  $I_2$  is specified to be 1 mA. Thus, we must design for  $I_{ref}=1$  mA. Then we have  $R_1=(V_{CC}-V_{EE}-1.4)/(1$  mA) = 28.6 k $\Omega$ . Because  $I_5$  is specified to be 3 mA we must have  $A_5=3A_4=3$ . Then we have

$$R_{2} \cong \frac{V_{T}}{I_{C6}} ln \left( \frac{I_{C4}}{I_{C6}} \right) = \frac{26 \times 10^{-3}}{100 \times 10^{-6}} ln \left( \frac{1 \times 10^{-3}}{100 \times 10^{-6}} \right) = 599 \Omega$$

$$R_{3} \approx \frac{V_{T}}{I_{C3}} ln \left( \frac{I_{C1}}{I_{C3}} \right) = \frac{26 \times 10^{-3}}{50 \times 10^{-6}} ln \left( \frac{1 \times 10^{-3}}{50 \times 10^{-6}} \right) = 1558 \Omega$$

The schematic is stored in the file named Fig7\_17. The plots are shown in Figures 7.18 and 7.19 in the book.

# Exercise 7.5

- (a) I<sub>o</sub> is doubled.
- (b)  $I_0$  is approximately halved. (The voltage at the gate of  $M_1$  decreases slightly so  $I_1$  increases slightly. However, by Equation 7.20, the output current becomes half of  $I_1$ .)

## Exercise 7.6

- (a) I is approximately halved.
- (b) I is doubled.
- (c) I remains nearly constant.

## Exercise 7.7

Many correct answers exist to this exercise. One circuit is shown in Figure 7.20 in the book. First we decided to design for  $W_1/L_1=2(W_2/L_2)$  so that  $I_{D1}\cong 2I_0=400~\mu A$ . Then we used Equation 7.21 (modified for PMOS transistors) to estimate  $R_1=(V_{DD}-|V_{to}|)/I_{D1}=35~k\Omega$ . If desired a simulation can be used and  $R_1$  can be adjusted to obtain the exact value of  $I_0$  desired. The simulation for Figure 7.20 is stored in the file named Exer7\_7.

## Exercise 7.8

Many correct answers exist to this exercise. One circuit is shown in Figure 7.21 in the book. First we decided to design for  $W_1/L_1=2(W_2/L_2)$  so that  $I_{D1}\cong 2I_0=400~\mu\text{A}$ . Then we used Equation 7.22 (modified for PMOS transistors) to estimate  $R_W=1$ 

 $(V_{DD}-2|V_{to}|)/I_{D1}=32.5~k\Omega$ . Then we simulated the circuit and adjusted  $R_W$  to 26.6 k $\Omega$  by trial and error. The simulation is stored in the file named Exer7\_8.

# Exercise 7.9

- (a) With  $v_{i1}$  = 1 V and  $v_{i2}$  = 1 V, the current splits equally between  $Q_1$  and  $Q_2$  so we have  $I_{C1}$  =  $I_{C2}$  = 1 mA. Then  $v_{o1}$  =  $R_{C1}I_{C1}$  15 = -10 V,  $v_{o2}$  =  $R_{C2}I_{C2}$  15 = -10 V, and  $v_{od}$  =  $v_{o1}$   $v_{o2}$  = 0.
- (b) With  $v_{i1}=-1$  V and  $v_{i2}=1$  V the current flows entirely through  $Q_1$  so we have  $I_{C1}=2$  mA and  $I_{C2}=0$  mA. Then  $v_{o1}=R_{C1}I_{C1}-15=-5$  V,  $v_{o2}=R_{C2}I_{C2}-15=-15$  V, and  $v_{od}=v_{o1}-v_{o2}=10$ .
- (c) With  $v_{i1}$  = 1 V and  $v_{i2}$  = -1 V, the current flows entirely through  $Q_2$  so we have  $I_{C1}$  = 0 mA and  $I_{C2}$  = 2 mA. Then  $v_{o1}$  =  $R_{C1}I_{C1}$  15 = -15 V,  $v_{o2}$  =  $R_{C2}I_{C2}$  15 = -5 V, and  $v_{od}$  =  $v_{o1}$   $v_{o2}$  = -10.

## Exercise 7.10

See Figure 7.31 in the book.

# Exercise 7.11

See Figure 7.32 in the book.

# Exercise 7.12

Refer to Figure 7.36 in the book. We can write the following equations:

$$v_{icm} = r_{\pi}i_{b1} + (R_{EF} + 2R_{EB})(\beta + 1)i_{b1}$$
  
 $v_{ocm} = -R_{C}\beta i_{b1}$ 

(a) 
$$R_{icm} = \frac{v_{icm}}{i_{b1} + i_{b2}} = \frac{v_{icm}}{2i_{b1}}$$

= 
$$[r_{\pi} + (R_{EF} + 2R_{EB})(\beta + 1)]/2$$

(b) 
$$A_{VCM} = \frac{v_{o1}}{v_{icm}} = \frac{-\beta R_{C}}{r_{\pi} + (R_{EF} + 2R_{EB})(\beta + 1)}$$

(a) For the dc analysis, we assume that  $v_{in} = 0$ . Then by symmetry, we have  $I_{E1} = I_{E2} = \frac{1}{2} \times \frac{15 - 0.6}{R_{EB}} = 9.6$  mA. Then  $I_{C1} = I_{C2} = \beta I_{E1}/(\beta + 1) = 4.78$  mA. Furthermore, we have  $V_{CE1} = V_{CC} + V_{BE1} = 15.6$  V and  $V_{CE2} = V_{CC} - I_{C1}R_1 + V_{BE2} = 10.82$  V.  $r_{\pi 1} = r_{\pi 2} = \beta V_{T}/I_{CO} = (200 \times 26 \text{ mV})/(4.78 \text{ mA}) = 1088 \Omega$ 

(c) We have

$$v_{id} = v_{i1} - v_{i2} = v_{in}$$
 and  $v_{icm} = (v_{i1} + v_{i2})/2 = v_{in}/2$ 

However, the differential gain is much greater than the common-mode gain, so we can ignore the common-mode component. We have

$$A_{vds} = \frac{v_{o2}}{v_{id}} = \frac{v_{o2}}{v_{in}} = \frac{\beta (R_1 | R_L)}{2r_{\pi}}$$

$$= \frac{200 \times 667}{2 \times 1088} = 61.3 = 35.7 \text{ dB}$$

$$R_{in} = v_{in}/i_{in} = v_{id}/i_{b1} = 2r_{\pi} = 2180 \Omega$$


$$R_{o} = R_1 = 1000 \Omega$$


(d) The simulation is stored in file Exer7\_13. To obtain a plot of the input impedance versus frequency request a plot of 1/IB(Q1).

# Exercise 7.14

The simulation is stored in the file named Fig7\_41.

The simulation is stored in the file named Exer7\_15.





- (a)  $I_{DQ8} = I_{set} = 1 \text{ mA}$ ,  $I_{DQ1} \cong 2 \text{ mA}$ ,  $I_{DQ2} = I_{DQ7} = 4 \text{ mA}$ ,  $I_{DQ3} = I_{DQ4} = I_{DQ5} = I_{DQ6} = 1 \text{ mA}$ .
- (b) The schematic is stored in the file named Exer7\_16 and it gives results that are in good agreement with the answers given for part a.
- (c) and (d) Use the simulation to observe the waveforms.

## Exercise 7.17

 ${\bf Q}_1$  and  ${\bf Q}_2$  form a differential amplifier with a balanced output.  ${\bf Q}_3$  and  ${\bf Q}_4$  form a differential amplifier with a single-ended output.  ${\bf Q}_5$  is a pnp common-emitter amplifier with unbypassed emitter resistance.  ${\bf Q}_6$  is an emitter follower.  ${\bf Q}_7$ ,  ${\bf Q}_8$ , and  ${\bf Q}_9$  form a double current source.

## Exercise 7.18

First we can determine  $I_{C8}=I_{C7}=(15-0.6)/(72~k\Omega)=0.2$  mA. By symmetry,  $I_{C1}=I_{C2}=I_{C8}/2=0.1$  mA.  $I_{C9}=I_{C7}A_9/A_7=1$  mA. By symmetry,  $I_{C3}=I_{C4}=I_{C9}/2=0.5$  mA. The voltage at the collector of  $Q_4$  is  $V_{C4}=15-I_{C4}(10~k\Omega)=10~V$ . Thus we have  $I_{C5}=I_{E5}=(15-V_{C4}-0.6)/R_5=1$  mA. The voltage at the collector of  $Q_5$  is  $V_{C5}=R_6I_{C5}-15=0.6~V$ . The output voltage is  $V_0=V_{C5}-0.6=0$ . Finally,  $I_{C6}=I_{E6}=(V_0+15)/R_7=10$  mA.

# Exercise 7.19

- (a) We have  $r_{\pi}=0.026\beta/I_{CQ}$  which yields  $r_{\pi 1}=r_{\pi 2}=52~k\Omega$ ,  $r_{\pi 3}=r_{\pi 4}=10.4~k\Omega$ ,  $r_{\pi 5}=5.2~k\Omega$  and  $r_{\pi 6}=520~\Omega$ .
- (b)  $R_{i2} = r_{\pi 3} + r_{\pi 4} = 20.8 \text{ k}\Omega.$
- (c) See Figure 7.56 in the book.

(d) For a pure differential input signal, the equivalent circuit is

$$v_{id}/2 = r_{\pi 1} i_{b1}$$

$$v_{od}/2 = -\beta i_{b1}R_1$$

$$v_{id}/2 = r_{\pi 1}i_{b1}$$
  $v_{od}/2 = -\beta i_{b1}R'_{L}$  where  $R'_{L} = R_{1}||(R_{i}/2)$ 

$$A_{vd} = v_{od}/v_{id} = -\beta R'_{L}/r_{\pi 1}$$

$$R'_{T} = (100 \text{ k}\Omega) | | [(20.8/2) \text{ k}\Omega] = 9.42 \text{ k}\Omega$$

$$A_{yd} = -200(9.42)/52 = 36.23$$

$$A_{vdb1} = 20log(A_{vd}) = 31.2 dB$$

### Problem 7.1

Relatively high precision, capacitors, inductors, and resistors are available in wide ranges of values in discrete circuits. Furthermore, many special types of transistors and other devices are available.

In ICs, resistors and capacitors are avoided if possible. Inductors are not practical in integrated circuits. The range of device types available for a given circuit design is much more limited.

## Problem 7.2

The variety of devices available to the IC designer is limited by the complexity of the fabrication process and the need to minimize chip area. Active device characteristics are tailored to a given application by selection of device dimensions.

# Problem 7.3

An advantage of integrated devices is good matching.

$$\begin{split} \mathbf{I}_{\text{C1}} &= \mathbf{I}_{\text{s1}} \text{exp} (\mathbf{v}_{\text{BE1}} / \mathbf{V}_{\text{T}}) & \mathbf{I}_{\text{C2}} &= \mathbf{I}_{\text{s2}} \text{exp} (\mathbf{v}_{\text{BE2}} / \mathbf{V}_{\text{T}}) \\ & \frac{\mathbf{I}_{\text{C1}}}{\mathbf{I}_{\text{C2}}} = \frac{\mathbf{I}_{\text{s1}} \text{exp} (\mathbf{v}_{\text{BE1}} / \mathbf{V}_{\text{T}})}{\mathbf{I}_{\text{s2}} \text{exp} (\mathbf{v}_{\text{BE2}} / \mathbf{V}_{\text{T}})} \\ & \mathbf{1} &= (\mathbf{I}_{\text{s1}} / \mathbf{I}_{\text{s2}}) \text{exp} [ (\mathbf{v}_{\text{BE1}} - \mathbf{v}_{\text{BE2}}) / \mathbf{V}_{\text{T}} ] \\ & \mathbf{v}_{\text{BE1}} - \mathbf{v}_{\text{BE2}} = \mathbf{v}_{\text{T}} \text{ln} (\mathbf{I}_{\text{s2}} / \mathbf{I}_{\text{s1}}) \\ &= 0.026 \text{ln} (0.952) = -1.27 \text{ mV} \end{split}$$

# Problem 7.5

$$R_{\text{max}} = (10 \text{ k}\Omega) \times 1.2 \times 0.98 = 11.76 \text{ k}\Omega$$
  
 $R_{\text{min}} = (10 \text{ k}\Omega) \times 1.2 \times 1.02 = 12.24 \text{ k}\Omega$ 

### Problem 7.6

$$I_{DQ} = \left(\frac{W}{L}\right) \frac{KP}{2} (V_{GSQ} - V_{to})^{2} (1 + \lambda V_{DSQ})$$

Therefore if W/L varies by ±5%, IDO varies by ±5%.

# Problem 7.7

- 1.  $V_{\text{CEQ}}$  and  $I_{\text{CQ}}$  must be large enough so clipping does not occur.
- 2. Device limits for  $V_{\text{CE}}$ ,  $I_{\text{C}}$ , and power dissipation must not be exceeded.
- 3. Desired impedance levels for the circuit must be considered.
- The desired frequency response must be considered.

# Problem 7.8

The current mirror is shown in Figure 7.1a on page 415 in the book, the Wilson current source is shown in Figure 7.10 on


page 422 in the book, and the Widlar source is shown in Figure 7.11 (page 422). The Wilson source is used to attain high output impedance, and the Widlar source is used to attain small current values.

# Problem 7.9

A current sink draws current from the load, whereas the current sink delivers current to the load.

# Problem 7.10

The circuit diagram is shown below. We returned R to ground rather than to  $+V_{CC}$ , so the value of R would be smaller and require less chip area. The transistors both have relative areas of unity. Initially we selected R =  $(V_{EE}$  - 0.6)/ $I_{ref}$  = (14.4 V)/(0.5 mA) = 28.8 k $\Omega$ . Then we simulated the circuit and adjusted R to attain  $I_{O}$  = 0.5 mA for  $V_{O}$  = 0.




The simulation is stored in the file named P7\_10. For  $V_{0}$  ranging from -5 to +5 V the current ranges from 0.462 to 0.540 mA. The output resistance is 128.5 k $\Omega$ .

# Problem 7.11

The circuit diagram is shown below. We returned R to ground rather than to  $+ \mathbf{V}_{\text{CC}}$  so the value of R would be smaller and

require less chip area. The transistors both have relative areas of unity. Initially we selected R =  $(V_{\rm EE} - 0.6)/I_{\rm ref} = (14.4$  V)/(0.5 mA) = 28.8 k $\Omega$ . Then we simulated the circuit and adjusted R to attain  $I_{\rm O} \cong 0.5$  mA for  $V_{\rm O} = 0$ .





The simulation is stored in the file named P7\_11. For  $V_{\hbox{O}}$  ranging from -5 to +5 V the current ranges from 0.540 to 0.462 mA. The output resistance is 128.5 k $\Omega$ .

# Problem 7.12


The circuit diagram is shown on the next page. We returned R to ground rather than to  $+V_{CC}$  so the value of R would be smaller and require less chip area. The transistors all have relative areas of unity. Initially we selected R =  $(V_{EE} - 1.2)/I_{ref} = (13.8 \text{ V})/(0.5 \text{ mA}) = 27.6 \text{ k}\Omega$ . Then we simulated the circuit and adjusted R to attain  $I_{O} \cong 0.5 \text{ mA}$  for  $V_{O} = 0$ .

The simulation is stored in the file named P7\_12. For  $V_O$  ranging from -5 to +5 V the current ranges from 0.49807 to 0.49948 mA. The output resistance is 7.12 M $\Omega$ .





Many other correct answers exist. The simulation is stored in the file named P7\_13. The relative areas of the transistors are  $A_1 = 1$ ,  $A_2 = 5$ ,  $A_4 = 1.04$ ,  $A_5 = 1$ ,  $A_6 = 1$ .



Many other correct answers exist. The simulation is stored in the file named P7\_14. The relative areas of the transistors are  $A_1 = 1$ ,  $A_2 = 5$ ,  $A_4 = 1.04$ ,  $A_5 = 1$ ,  $A_6 = 1$ ,  $A_7 = 1$ .

# Problem 7.15

Because the transistors are matched with equal areas we have  $I_{C3} = I_{C4}$  and  $I_{C1} = I_{C2}$ . Also we have

$$I_{ref} = (V_{CC} - 1.2)/R_{ref} = I_{C1} + I_{C3}/\beta + I_{C4}/\beta$$

Furthermore, at the collector of  $Q_2$ , we can write the current equation

$$I_{C1}/\beta + I_{C2}/\beta + I_{C2} = I_{C3}(\beta + 1)/\beta + I_{C4}(\beta + 1)/\beta$$

From these equations, we eventually have

$$I_{C3} = I_{C4} = \frac{\beta^2 + 2\beta}{2(\beta^2 + 2\beta + 2)} \times \frac{V_{CC} - 1.2}{R_{ref}} \cong I_{ref}/2$$

Because the transistors are matched with equal areas except  $Q_2$  which has an area of 2, we have  $I_{C4} = 2I_{C3}$  and  $I_{C1} = I_{C2}$ . Also we have

$$I_{ref} = (V_{CC} - 1.2)/R_{ref} = I_{C1} + I_{C3}/\beta + I_{C4}/\beta$$

Furthermore at the collector of  $Q_2$ , we can write the current equation


$$I_{C1}/\beta + I_{C2}/\beta + I_{C2} = I_{C3}(\beta + 1)/\beta + I_{C4}(\beta + 1)/\beta$$

From these equations we eventually have

$$I_{C3} = I_{C4}/2 = \frac{\beta^2 + 2\beta}{3\beta^2 + 6\beta + 6} \times \frac{V_{CC} - 1.2}{R_{ref}} \cong I_{ref}/3$$

## Problem 7.17

Many correct answers exist. One is shown below.




We returned R<sub>1</sub> to ground rather than to +V<sub>CC</sub>, so the value of R<sub>1</sub> would be smaller and require less chip area. The transistors both have relative areas of unity. Initially, we selected I<sub>ref</sub> = 1 mA and R<sub>1</sub> =  $(V_{EE} - 0.6)/I_{ref} = (14.4 \text{ V})/(1 \text{ mA}) = 14.4 \text{ k}\Omega$ .

Also, we used Equation 7.16 to obtain R<sub>2</sub> =  $(V_T/I_{C2})\ln(I_{C1}/I_{C2})$  =  $(26mV/50\mu\text{A})\ln(1m\text{A}/50\mu\text{A})$  = 1557  $\Omega$ . Then we simulated the circuit and adjusted R<sub>2</sub> to attain  $I_O \cong 50~\mu\text{A}$  for  $V_O = 0$ .

The simulation is stored in the file named P7\_17. For V\_O ranging from -5 to +5 V, the current ranges from 49.0 to 50.9  $\mu A$ . The output resistance is 5.31 M $\Omega$ .

## Problem 7.18


Here is one correct answer:



We returned R<sub>1</sub> to ground rather than to V<sub>EE</sub>, so the value of R<sub>1</sub> would be smaller and require less chip area. The transistors both have relative areas of unity. Initially, we selected I<sub>ref</sub> = 1 mA and R<sub>1</sub> =  $(V_{EE} - 0.6)/I_{ref} = (14.4 \text{ V})/(1 \text{ mA}) = 14.4 \text{ k}\Omega$ . Also, we used Equation 7.16 to obtain R<sub>2</sub> =  $(V_T/I_{C2})\ln(I_{C1}/I_{C2}) = 26\text{mV}/50\mu\text{A})\ln(1\text{mA}/50\mu\text{A}) = 1557 \Omega$ . Then we simulated the circuit and adjusted R<sub>2</sub> to attain I<sub>O</sub>  $\cong$  50  $\mu\text{A}$  for V<sub>O</sub> = 0.

The simulation is stored in the file named P7\_18. For V\_O ranging from -5 to +5 V the current ranges from 50.9 to 49.0  $\mu A$ . The output resistance is 5.31 M $\Omega$ .

The circuit diagram is shown below.  $Q_1$  and  $Q_6$  are the emitter followers. The other transistors form the current sources. With maximum output, the load current is 10 mA. Unless  $I_{CQ6}$  is larger than 10 mA, clipping due to cutoff will occur. Thus, we have chosen  $I_{CQ6} \cong 13$  mA to ensure some design margin. We also want high input impedance and low power supply drain. Thus, we have biased  $Q_1$  at a lower current. Furthermore, we want  $V_0 = 0$  for  $V_S = 0$ . Thus, we initially chose  $A_1 = 1$ ,  $A_6 = 5$  and  $I_{C1} \cong I_{C6}/5$ , because these choices result in  $V_{BE1} \cong -V_{BE6}$  and the output voltage will be close to zero for zero input. Finally, we simulated the circuit and adjusted the values to attain a relatively undistorted output and close to zero dc offset.



Problem 7.20

$$I_{ref} = (V_{CC} - 0.6)/R = 1.44 \text{ mA}$$

$$I_{\text{C2min}} = \frac{I_{\text{ref}}}{1 + 2/\beta} = \frac{1.44}{1 + 2/100} = 1.4117$$

$$I_{C2max} = \frac{I_{ref}}{1 + 2/\beta} = \frac{1.44}{1 + 2/200} = 1.4257$$

Thus the percentage increase in I c2 is

$$\frac{I_{C2max}^{-1}_{C2min}}{I_{C2min}} \times 100\% = 0.995\%$$

### Problem 7.21


Because we have  $I_{C2} \cong (A_2/A_1)I_{ref}$ ,  $I_{C2}$  will vary by ±5% if  $A_2$  varies by ±5%.

## Problem 7.22

(a) Refer to Figure P7.22 in the book. We assume that  $V_{\rm BE}$  is the same for all of the transistors and that the base currents are negligible. Thus, we can write

$$I_1 = (V_{CC} - V_{BE} - V_{BE})/(2R_1) = V_{CC}/(2R_1) - V_{BE}/R_1$$
 $I_{O}R_1 + V_{BE} = V_{BE} + V_{BE} + R_1I_1 = V_{CC}/2 + V_{BE}$ 
 $I_{O} = V_{CC}/2R_1$ 

(b) and (c) The simulation for both circuits is stored in the file named P7\_22.



For  $I_O$  to remain constant,  $V_O$  must be large enough so  $Q_3$  operates in the active region. Thus, we must have  $V_{CE3} > 0.2$ . However, using the result of Problem 7.22, we have  $I_O = V_{CC}/2R_1 = 1.5$  mA. Then we have  $V_{CE3} = V_O - I_OR_1 = V_O - 7.5 > 0.2$ . Thus, the compliance range is  $V_O > 7.7$  V.

# Problem 7.24

(a) 
$$I_1 = (V_{CC} - 2V_{BE})/R_1$$
  
 $I_{C3} = I_{C1} = I_1 - I_{B2}$   
 $= I_1 - I_{E2}/(\beta + 1)$   
 $= I_1 - (I_{B1} + I_{B3})/(\beta + 1)$   
 $= I_1 - 2I_{C3}/[\beta(\beta + 1)]$   
 $I_{C3} = \frac{(V_{CC} - 2V_{BE})\beta(\beta + 1)}{R_1(\beta^2 + \beta + 2)}$ 

(b) Evaluating we have

β	I <sub>C3</sub> (mA)
50 0 0	0.453244 0.453259

Percentage increase = 0.0033%

(c) For the current mirror of Figure 7.1 we have  $I_{ref} = (V_{CC} - V_{BE})/R$  and  $I_{C2} = I_{ref}/(1 + 2/\beta)$ . Evaluating we have

β	I <sub>C2</sub>	(mA)
	0.46	7320 8154

Percentage increase = 0.178%

(d) The compliance range is  $V_0 > 0.2 V$ .

$$I_{C2} = I_{C1} = I_{C3} = I_{C4} = I_{C5} = \frac{V_{CC} - V_{BE}}{2(9.3 \text{ k}\Omega)} = 0.5 \text{ mA}$$

$$V_{O} = I_{C2} \times (10 \text{ k}\Omega) = 5 \text{ V}$$

### Problem 7.26

$$I_{C1} = I_{C2} = I_{C3} = (V_{CC} - 2V_{BE})/(13.6 \text{ k}\Omega) = 1 \text{ mA}$$


 $Q_1$   $Q_2$  and  $Q_3$  operate in the active region. However  $Q_4$  is in saturation.  $I_{C4} = I_{C2} = 1$  mA.  $V_0 \cong 0.2$  V.

### Problem 7.27


Refer to Figure P7.27 in the book. Writing a voltage equation we obtain

$$V_{BE2} + V_{CE4} = V_{BE1} + V_{BE3}$$


However we assume that  $V_{BE1} = V_{BE2} = V_{BE3} = 0.7 \text{ V}$ . Thus we have  $V_{CE4} = 0.7 \text{ V}$ . Also we have  $V_{CE2} = V_0 - V_{CE4}$ . For operation in the compliance range, we must have  $V_{CE2} > 0.2 \text{ V}$ , which implies  $V_0 > 0.9 \text{ V}$ . Also,  $I_{C1} = I_{C2} = I_{C3} = I_{C4} = I_0 = (V_{CC} - 2V_{BE})/(13.6 \text{ k}\Omega) = 1 \text{ mA}$ . The simulation is stored in the file named P7\_27. The plot of  $I_0$  versus  $V_0$  is



The circuit diagram is



The simulation is in the file named P7\_27. It is necessary to use the Analysis/Setup/Options menu to set RELTOL = 1E-7 to obtain smooth plots of  $r_0$ .





Notice that the output resistance of the cascode current source is much higher than that of the simple mirror.

See Figures 7.15 and 7.16 in the book. In general the mirror has the larger compliance range, and the Wilson source has the higher output resistance.

# Problem 7.30

A "constant-current diode" consists of a JFET with the gate connected to the source as shown below. The Schematic file is P7\_30.






(a) 
$$i_{D3} = \frac{(W_3/L_3)}{(W_1/L_1)} \times i_{D1} = 3 \times 0.5 \text{ mA} = 1.5 \text{ mA}$$

$$i_{D2} = \frac{(W_2/L_2)}{(W_1/L_1)} \times i_{D1} = 2 \times 0.5 \text{ mA} = 1 \text{ mA}$$
(b)  $i_{D5} = \frac{(W_5/L_5)}{(W_1/L_1)} \times i_{D4} = 0.5 \times 1 \text{ mA} = 0.5 \text{ mA}$ 


 $i_{D6} = \frac{(W_6/L_6)}{(W_1/L_1)} \times i_{D4} = 2 \times 1.0 \text{ mA} = 2 \text{ mA}$ 

# Problem 7.32




Arbitrarily we started by selecting W $_1$  = 20  $\mu$ m. Then we estimated I $_{\rm ref}$  = V $_{\rm CC}/R_1$  = 0.3 mA and W $_2$  = W $_1$  × (0.5 mA)/(0.3 mA) = 33.3  $\mu$ m. Next we simulated the circuit and adjusted W $_2$  to attain I $_0$  = 0.5 mA in the center of the compliance range. The plot of I $_0$  versus V $_0$  is shown on the next page. The compliance range extends from about 1.5 to 15 V. (If desired, the widths of the transistors could be reduced to save space. This would raise the lower end of the compliance range.) Using the cursor we

found two points on the plot and computed the output resistance to be 114  $k\Omega_{\star}$ 




### Problem 7.33


To attain a high output resistance, we chose a Wilson current source.



Arbitrarily, we started by selecting W $_1$  = 20  $\mu$ m. Then we estimated I $_{\rm ref}$  = V $_{\rm CC}/R_1$  = 0.3 mA and W $_2$  = W $_1$  × (0.5 mA)/(0.3 mA) = 33.3  $\mu$ m. Next we simulated the circuit and adjusted W $_2$  to attain I $_0$  = 0.5 mA in the center of the compliance range. This required W $_2$  = 50  $\mu$ m. We selected W $_3$  = W $_2$ . The plot of I $_0$  versus

 ${
m V}_{
m O}$  is shown below. The compliance range extends from about 3.0 to 15 V. (If desired, the widths of the transistors could be reduced to save space. This would raise the lower end of the compliance range.) Using the cursor we found two points on the plot and computed the output resistance to be 3.34 M $\Omega$ .






Problem 7.34


Arbitrarily, we started by selecting W $_1$  = 40  $\mu$ m. Then we estimated I $_{\rm ref}$  = V $_{\rm CC}/R_1$  = 0.3 mA and W $_2$  = W $_1$  × (0.5 mA)/(0.3 mA) = 66.6  $\mu$ m. Next we simulated the circuit and adjusted W $_2$  to attain I $_0$  = 0.5 mA in the center of the compliance range, settling on W $_2$  = 71.6  $\mu$ m. The plot of I $_0$  versus V $_0$  is shown on the next page. The compliance range extends from about 0 to 13.5

15V

V. (If desired, the widths of the transistors could be reduced to save space. This would lower the upper end of the compliance range.) Using the cursor we found two points on the plot and computed the output resistance to be 118 k $\Omega$ .



Problem 7.35



From the circuit, we can write

$$v_{gs3} = -(g_{m1}r_{d1} + 1)v_{gs1}$$
 $i_x = (v_x - v_{gs1})/r_{d3} + g_{m3}v_{gs3}$ 
 $i_x = (g_{m2} + 1/r_{d2})v_{gs1}$ 

Algebra eventually results in:

$$r_0 = \frac{v_x}{i_x} = r_{d3} \left[ 1 + \frac{g_{m3}g_{m1}r_{d1} + g_{m3} + 1/r_{d3}}{g_{m2} + 1/r_{d2}} \right]$$

Problem 7.36


For M<sub>1</sub> we have  $I_{D1}=\begin{pmatrix}W_1\\I'_1\end{pmatrix}\frac{KP}{2}(V_{GS1}-V_{to})^2$  substituting values and solving for  $V_{GS1}$  we obtain  $V_{GS1}=3$  V. Then we have R=(10-3)/(1 mA) = 7 k $\Omega$ . Finally  $I_2=I_{D1}(W_2/W_1)=0.5$  mA, and  $I_3=I_{D1}(W_3/W_1)=2$  mA.

## Problem 7.37

For M<sub>1</sub> we have  $I_{D1}=\begin{bmatrix} \frac{W_1}{L_1} \end{bmatrix}\frac{KP_p}{2}(V_{GS1}-V_{top})^2$  substituting values and solving for  $V_{GS1}$  we obtain  $V_{GS1}=-5$  V. Similarly we obtain  $V_{GS3}=5$  V. Then we have  $R=(15+V_{GS1}-V_{GS3})/(1$  mA) = 5 k $\Omega$ . Finally  $I_2=I_{D1}(W_2/W_1)=1$  mA, and  $I_3=I_{D1}(W_3/W_1)=2$  mA.

# Problem 7.38

The simulation is stored in the file named P7 38.



Ideally a differential amplifier produces an output that is proportional to the differential signal and does not depend on the common-mode signal.

## Problem 7.40


The transfer characteristic of the BJT differential amplifier is shown in Figure 7.26 on page 439 in the book. It is approximately linear for  $-V_T \le V_{id} \le V_T$ .

## Problem 7.41

The sketch is similar to Figure 7.26 (page 439) in which the maximum value of  $v_{od} = \alpha R_C I_{EE} \cong 2 \text{ V}$  and the minimum value of  $v_{od} \cong -2 \text{ V}$ .

## Problem 7.42

For a 1-V peak input signal, the output will display pronounced clipping. Thus the output will be a 1-kHz square wave with rounded edges. A simulation of the circuit is stored in the file named P7\_42.



# Problem 7.43

If the output is taken between the two collector terminals of a differential amplifier, we have a balanced output. If the

output is taken from just one of the collectors, we have a single-ended output.

## Problem 7.44

See Figure 7.30 on page 741 in the book.

# Problem 7.45

Using Equation 7.40, we have


$$\frac{i_{C1}}{i_{C2}} = \exp\left(\frac{v_{id}}{v_{T}}\right) \Rightarrow v_{id} = v_{T} \ln(i_{C1}/i_{C2})$$

At a temperature of 300 K we have  $V_T \cong 26$  mV. For 90% of the current through  $Q_1$ , we have  $i_{C1}/i_{C2} = 9$ .

Percentage	v <sub>id</sub>
90%	57.1 mV
99%	119 mV

# Problem 7.46


Many correct answers exist. One is shown below.



For simplicity we have replaced the current source with  $R_{\rm E}$  and eliminated the resistor in the collector of  $\rm Q_1$ . When  $\rm Q_1$  is off, the voltage at the emitter of  $\rm Q_2$  is approximately -0.6 V. For zero output voltage we need  $\rm I_{\rm E2} \cong \rm I_{\rm C2} = 15/R_{\rm C} = 1.5$  mA. Thus we need  $\rm R_{\rm E} \cong (15$  - 0.6)/I $_{\rm E2}$  = 9.6 k $\Omega$ . When  $\rm Q_2$  is off,  $\rm R_{\rm C}$  and  $\rm R_{\rm L}$  act as a voltage divider producing v $_{\rm O}$  = 5 V. The simulation is stored in the file named P7\_46.

### Problem 7.47

Many correct answers exist. One is shown below.



For simplicity we have replaced the current source with  $R_{\rm E}$  and eliminated the resistor in the collector of  $\rm Q_1$ . When  $\rm Q_1$  is off, the voltage at the emitter of  $\rm Q_2$  is approximately +0.6 V. For zero output voltage, we need  $\rm I_{\rm E2}\cong \rm I_{\rm C2}=15/R_{\rm C}=6$  mA. Thus we need  $\rm R_{\rm E}\cong (15$  - 0.6)/I $_{\rm E2}=2.4$  k $\rm \Omega$ . When  $\rm Q_2$  is off,  $\rm R_{\rm C}$  and  $\rm R_{\rm L}$  act as a voltage divider producing v $_{\rm O}=-10$  V. The simulation is stored in the file named P7\_47.

In a small-signal equivalent circuit, an ideal dc voltage source is replaced with a short circuit because there is no change in the source voltage even if the current through it is changing. An ideal dc current source is replaced with an open circuit because there is no change in the source current even if the voltage across it changes.

### Problem 7.49

By symmetry, we conclude that  $I_{CQ1} = I_{CQ2} = 5$  mA. Then we have  $r_{\pi 1} = r_{\pi 2} = \beta V_T/I_{CQ} = 1040~\Omega$ . Also the differential input voltage is  $v_d = v_{in}$ . From Table 7.2 on page 450 in the book, we have

$$A_{\text{vds}} = \frac{v_{\text{o2}}}{v_{\text{d}}} = \frac{v_{\text{o}}}{v_{\text{in}}} = \frac{R_{\text{C}}\beta}{2[r_{\pi} + (\beta + 1)R_{\text{EF}}]}$$

$$= \frac{1000 \times 200}{2[1040 + 201 \times 20]} = 19.8$$

$$R_{\text{i}} = R_{\text{id}} = 2[r_{\pi} + (\beta + 1)R_{\text{EF}}] = 10.1 \text{ k}\Omega$$

## Problem 7.50

Because the 1-mA sources become open circuits in the equivalent circuit, the common-mode gain is zero, and the common-mode input impedance is infinite. Thus we can compute the input impedance and gain using the formulas for the differential signal.

Comparing Figure P7.50 to the equivalent circuit shown in Figure 7.33, we have  $R_{\rm EB}$  =  $\infty$  and  $2R_{\rm EF}$  = 100. Thus  $R_{\rm EF}$  = 50.

$$I_{CQ1} = I_{CQ2} = 1 \text{ mA}$$

$$r_{\pi} = \beta V_{T} / I_{CQ} = 5.2 \text{ k}\Omega$$

$$A_{vds} = \frac{v_{o}}{v_{in}} = \frac{v_{o}}{v_{d}} = \frac{R_{C}\beta}{2[r_{\pi} + (\beta + 1)R_{EF}]}$$

$$A_{\text{vds}} = \frac{10^4 \times 200}{2(5200 + 201 \times 50)} = 65.6$$

$$R_{i} = R_{id} = 2[r_{\pi} + (\beta + 1)R_{\text{EF}}] = 30.5 \text{ k}\Omega$$

(a) 
$$I_{CQ1} = I_{CQ2} = (5 \text{ mA})\beta/(\beta + 1) = 4.975 \text{ mA}$$

$$r_{\pi} = \beta V_{T}/I_{CQ} = 1045 \text{ k}\Omega$$

$$A_{vds} = \frac{v_{o}}{v_{in}} = \frac{v_{o}}{v_{d}} = \frac{R_{c}\beta}{2[r_{\pi} + (\beta + 1)R_{EF}]}$$

$$A_{vds} = \frac{1000 \times 200}{2(1045 + 201 \times 0)} = 95.7$$


(b) and (c)

vil is a 1-kHz sine wave with peak amplitude of 10 mV.

$$i_{C1} = I_{CQ} + A_{vds}v_{i1}/R_{C} = 4.975 + 0.957sin(2000\pi t)$$

$$i_{C2} = I_{CQ} - A_{vds}v_{i1}/R_{C} = 4.975 - 0.957sin(2000\pit)$$

The simulation is stored in the file named P7\_51. The simulation yields the following plots of the currents.



$$v_{o1} = V_{CC} - I_{CQ1}R_C - A_{vds}v_{i1} = 10.025 - 0.957sin(2000\pi t)$$
  
 $v_{o2} = V_{CC} - I_{CO2}R_C + A_{vds}v_{i1} = 10.025 + 0.957sin(2000\pi t)$ 

The simulation results agree very well with the expressions we have given for the voltages and currents.

- (d) We used the Analysis/Setup/Transient menu to specify a Fourier analysis of VC(Q2) for a center frequency of 1000 Hz and 9 harmonics. In the output file we find that the total harmonic distortion is 0.306%.
- (e) With  $V_{im} = 50$  mV, the output amplitude is sufficiently large that considerable distortion occurs. The simulation shows total harmonic distortion of 6.3%.

## Problem 7.52

Formulas for the CMRR's are given in Table 7.2 on page 450 in the book as

$$CMRR_{b} = \frac{r_{\pi} + (\beta + 1)(R_{EF} + 2R_{EB})}{r_{\pi} + (\beta + 1)R_{EF}} = 2 \times CMRR_{s}$$

For large CMRR, we need to select  $R_{\rm EF}$  = 0 and  $R_{\rm EB}$  as large as possible.

## Problem 7.53

In Table 7.2 on page 450 in the book, we find

$$R_{id} = 2[r_{\pi} + (\beta + 1)R_{EF}]$$


$$R_{icm} = \frac{r_{\pi} + (\beta + 1)R_{EF}}{2} + (\beta + 1)R_{EB}$$

Thus to attain large values for R<sub>id</sub> and R<sub>icm</sub>, we need large  $\beta$ , small I<sub>CQ</sub> (so r<sub> $\pi$ </sub> is large), and large R<sub>EF</sub>. Furthermore for large R<sub>icm</sub>, we need to make R<sub>EB</sub> large.

To attain small distortion, we select a large value for  $R_{\rm EF}$ . [Compare Figure 7.28 (page 440) with Figure 7.26 (page 439) and notice that the curve is straighter in Figure 7.28 which is for nonzero value of  $R_{\rm EF}$ .] Another possibility is to drive the input terminals with current sources. (In other words increase the source impedance.) In some cases, larger values for  $I_{\rm CQ}$  result in smaller distortion. Also for any amplifier, keeping the signal small will reduce distortion.

### Problem 7.55


One answer is:




Many combinations of component values will work. We first simulated this circuit with  $R_{\rm EF1}=R_{\rm EF2}=0$  attaining a midband gain of about -45. Then we increased  $R_{\rm EF1}$  and  $R_{\rm EF2}$  by trial and error to attain a gain of -25.

### Problem 7.56

Many combinations of component values will work. One possibility is shown on the next page. We increased  $R_{\rm EF}$  by trial and error to attain a gain of -25.




The plot of gain magnitude versus frequency is



The main advantages of the source-coupled pair compared to the emitter-coupled pair are the low input bias current and nearly infinite input impedance of the JFET or MOSFET (at low frequencies). The disadvantages of the source-coupled pair compared to the emitter-coupled pair are lower gain magnitude and higher offset voltage.

Refer to Figure 7.46 on page 462 in the book. For a pure common-mode input signal, we have  $v_{i1} = v_{i2} = v_{icm}$ . Split  $R_{SB}$  into two parallel resistances, each of value  $2R_{SB}$ . Then consider the half circuit shown below.



## Problem 7.59


Refer to Figure 7.46 on page 462 in the book. For a pure differential signal, we have  $v_{i1} = -v_{i2} = v_{id}/2$ . By symmetry, the voltage at the top end of  $R_{SB}$  is zero. Thus, we can consider the top end of  $R_{SB}$  to be grounded. The resulting half circuit is:

$$v_{id}/2 = v_{gs1}$$

$$v_{o1} = -g_{m}R_{D}v_{gs1}$$

$$A_{vds} = v_{o1}/v_{id} = -g_{m}R_{D}/2$$

Many correct answers can be found. Here is one example:




The simulation is stored in the file named P7\_60. (Actually, two versions of the circuit are simulated: one for the differential gain and the other for the common-mode gain.) At 60

Hz, the simulation yields  $A_{\rm vd}=10$  dB and  $A_{\rm cm}=-67$  dB for a CMRR of 77 dB. Resistor  $R_{\rm D1}$  is included so the bias points are identical for  $J_{\rm 1}$  and  $J_{\rm 2}$ , which makes the circuit more balanced and reduces  $A_{\rm vcm}$ .

### Problem 7.61

Many correct answers exist. Here is one of them:



The simulation is stored in the file named P7 61. At 60 Hz, the simulation yields  $A_{\rm vd}=38.4$  dB and  $A_{\rm cm}=-35.5$  dB for a CMRR of 74 dB. Resistor R<sub>6</sub> is included so the bias points are identical for J<sub>4</sub> and J<sub>5</sub> which makes the circuit more balanced and reduces  $A_{\rm vcm}$ .

## Problem 7.62

Consider applying an input signal to the gate of  $\mathrm{M}_3$ . When this signal goes positive, current is shifted into  $\mathrm{M}_4$  which raises the voltage at the drain of  $\mathrm{M}_4$ .  $\mathrm{M}_7$  is a common-source amplifier which is inverting. Thus we conclude that the gate of  $\mathrm{M}_3$  is the inverting input and the gate of  $\mathrm{M}_4$  is the noninverting input.

The gain of the differential stage and the transistor parameters ( $g_m$  and  $r_d$ ) are the same as in the example. However because of the 1-k $\Omega$  load, the gain of the second stage ( $M_7$ ) is reduced. The new value of the second-stage gain is

$$A_{V2} = -g_{m7}(r_{d7}||r_{d2}||R_L) = -3577 \times 10^{-6} \times (984 \Omega)$$
  
= -3.52

The overall gain is  $A_V = A_{V1} \times A_{V2} = 158 \times 3.52 = 556$ . Notice that the open loop gain of the op amp is severely reduced by loading.

### Problem 7.64

Consider the circuit on page 472 with  $v_2=0$ . If  $v_1$  increases, the voltage at the collector of  $Q_2$  increases. Then the voltage at the collector of  $Q_4$  decreases, the voltage at the collector of  $Q_5$  increases, and the output voltage increases. Thus the base of  $Q_1$  is the noninverting input terminal. Similarly, the base of  $Q_2$  is the inverting input terminal.

## Problem 7.65

From Exercises 7.17, 7.18, and 7.19, we have  $r_{\pi 1}=r_{\pi 2}=52$  k $\Omega$ ,  $r_{\pi 3}=r_{\pi 4}=10.4$  k $\Omega$ ,  $r_{\pi 5}=5.2$  k $\Omega$ ,  $r_{\pi 6}=520$   $\Omega$ ,  $R_{12}=r_{\pi 3}+r_{\pi 4}=20.8$  k $\Omega$  and the gain of the first stage consisting of  $Q_1$  and  $Q_2$  is  $A_{V1}=64.6$ . Furthermore,  $\beta=200$  for all of the transistors.

The second stage consisting of  $\mathrm{Q}_3$  and  $\mathrm{Q}_4$  is a differential amplifier with a single-ended output.  $\mathrm{Q}_5$  is a common emitter amplifier with unbypassed emitter resistance. The input impedance of  $\mathrm{Q}_5$  is

$$R_{15} = r_{\pi 5} + (\beta + 1)R_5 = 890 \text{ k}\Omega$$

The gain of the second stage formed by  $Q_3$  and  $Q_4$  is

$$A_{V2} = \frac{\beta (R_4 | | R_{15})}{2r_{\pi 4}} = \frac{200 \times (9.89 \text{ k}\Omega)}{2 \times (10.4 \text{ k}\Omega)} = 95.1$$

The input impedance of Q is

$$R_{i6} = r_{\pi 6} + (\beta + 1)R_7 = 520 + 201 \times 1500 = 302 k\Omega$$

The gain of  $Q_5$  is

$$A_{V5} = \frac{\beta (R_6 | R_{16})}{r_{\pi 5} + (\beta + 1)R_5} = \frac{200(14.8 \text{ k}\Omega)}{890 \text{ k}\Omega} = 3.33$$

The gain of Q is

$$A_{V6} = \frac{(\beta + 1)R_7}{r_{\pi 7} + (\beta + 1)R_7} = 0.998$$

Finally, the overall open-loop differential gain is  $A_V = A_{V1}A_{V2}A_{V5}A_{V6} = 20.4 \times 10^3$ .

## Problem 7.66

From Exercise 7.18, we have  $I_{CQ1}=I_{CQ2}=0.1$  mA,  $I_{CQ3}=I_{CQ4}=0.5$  mA,  $I_{CQ5}=1$  mA,  $I_{CQ6}=10$  mA,  $I_{CQ7}=0.2$  mA,  $I_{CQ8}=0.2$  mA, and  $I_{CO9}=1$  mA. We have

$$V_{CQ1} = V_{CQ2} = 15 - I_{CQ1}(100 \text{ k}\Omega) = 5 \text{ V}$$

$$V_{CQ4} = 15 - I_{CQ4}R_4 = 10 \text{ V}$$

$$V_{CQ5} = R_6I_{CQ5} - 15 = 0.6 \text{ V}$$

$$V_0 = V_{CQ5} - V_{BE6} = 0.0$$

## Problem 7.67

The circuit of Figure 7.54 is a voltage follower. Thus we expect to have  $v_0 = v_s = 2\sin(2000\pi t)$ . The voltage at the emitter of  $Q_1$  is

$$v_{E1} = v_{s} - V_{BE1} = 2 \sin(2000\pi t) - 0.6$$

At the collector of Q4 we have

$$v_{C4} = V_{CQ4} + v_{O}/(A_{V5}A_{V6}) = 10 - 0.6\sin(2000\pi t)$$

At the collector of Q5 we have

$$v_{C5} = v_o + V_{BEQ6} = 2\sin(2000\pi t) + 0.7$$

(We have taken  $V_{\rm BEQ6}$  as 0.7 V because of the relatively high bias current for  $Q_6$ . On the other hand we estimated  $V_{\rm BEQ1} \cong 0.6$  because of its lower bias current.)

The schematic is stored in the file named P7\_67 and the results of the simulation agree quite well with the equations given above.

### Problem 7.68

The simulation is stored in the file named P7\_68. We included a feedback network consisting of a 100-H inductor and a 100-F capacitor to ensure that the op amp is biased in its active region. The large inductance and capacitance prevent feedback for the ac signal. We applied a 1-V input signal and performed an ac analysis to determine the magnitude of the output voltage which is equal to the open-loop voltage gain.

With  $V_A = \infty$  the open-loop gain is 11,000. With  $V_A = 50~V$  the open loop gain is 15,800. This is a surprising result because a lower value of  $V_A$  reduces the output impedances of the transistors. Thus the effective load impedance for each stage is reduced and we expect lower gain. However as  $V_A$  becomes smaller, the bias currents in the circuit increase, which reduces  $r_{\pi}$ . This causes the gains of the various stages to increase.

## Problem 7.69

If we increase the voltage at the base of  $\mathrm{Q}_1$ , current is steered away from  $\mathrm{Q}_2$  and the base voltage of  $\mathrm{Q}_3$  rises. This causes the voltage at the base of  $\mathrm{Q}_4$  to rise. In turn, the voltage at the base of  $\mathrm{Q}_5$  and the output voltage fall. Thus the


base of  $\mathbf{Q}_1$  is the inverting input and the base of  $\mathbf{Q}_2$  is the noninverting input.

## Problem 7.70

 ${\bf Q}_1$  and  ${\bf Q}_2$  form a differential amplifier with single ended output.  ${\bf Q}_3$  is an emitter follower.  ${\bf Q}_4$  is a common emitter amplifier and  ${\bf Q}_5$  is an emitter follower.


### Problem 7.71

One design is shown below.




All of the transistors have unity area except  $Q_9$  which has a relative area of 10.  $R_1$  establishes a reference current of 0.5 mA.  $Q_3$  is a simple mirror.  $Q_9$  is a mirror with an area multiplier factor of 10.  $Q_{10}$ ,  $Q_{12}$ , and  $Q_6$  are Widlar sources. Initially, we estimated  $R_1 = (30 - 1.2)/(0.5 \text{ mA}) = 57.6 \text{ k}\Omega$  and used Equation 7.16 to compute the emitter resistances of the Widlar sources. Then we simulated the circuit and adjusted the values to attain the desired currents.

(a) The small-signal equivalent circuit for  $Q_5$  and the load is:



The bias current for Q<sub>5</sub> is 5 mA and  $r_{\pi 5} = \beta V_T/I_{CQ5} = 1040~\Omega$ . The input resistance is  $R_{in5} = r_{\pi 5} + (\beta + 1)R_L = 202~k\Omega$ . The voltage gain is  $A_{v5} = v_o/v_{in5} = (\beta + 1)R_L/[r_{\pi} + (\beta + 1)R_L] = 0.995$ .


(b) and (c) The small-signal equivalent circuit for  $Q_3$  and  $Q_4$  is:



The bias currents are I  $_{\rm CQ3}$  = 50  $\mu{\rm A}$  and I  $_{\rm CQ4}$  = 0.5 mA. Thus  ${\rm r}_{\pi 3}$  =  ${\rm \beta V}_{\rm T}/{\rm I}_{\rm CQ3}$  = 104  ${\rm k}\Omega$  and  ${\rm r}_{\pi 4}$  = 10.4  ${\rm k}\Omega$ . The input resistance is R  $_{\rm in3}$  =  ${\rm r}_{\pi 3}$  + ( ${\rm \beta}$  + 1) ${\rm r}_{\pi 4}$  = 2.19 M $\Omega$ . The voltage gain of Q  $_{\rm 3}$  is

 $A_{v3} = (\beta + 1)r_{\pi 4}/[r_{\pi 3} + (\beta + 1)r_{\pi 4}] = 0.953$ . The voltage gain of  $Q_4$  is  $A_{v4} = \beta R_{in5}/r_{\pi 4} = 3885$ .

(d) The small-signal equivalent circuit for  $Q_1$  and  $Q_2$  is:



The bias currents are  $I_{CQ1} = I_{CQ2} \cong 10~\mu\text{A}$ . Then we have  $r_{\pi 1} = r_{\pi 2} = 520~k\Omega$ . If we consider the circuit for a pure differential input signal we have  $v_1 = -v_2 = v_{id}/2$ . Then by symmetry the voltage at  $E_1$  (or  $E_2$ ) is zero. Thus we have  $i_{b1} = -i_{b2} = v_{id}/(2r_{\pi 1})$ . The differential input impedance is  $v_{id}/i_{b1} = 2r_{\pi 1} = 1.04~M\Omega$ . The differential voltage gain is  $A_1 = v_{in3}/v_{id} = \beta R_{in3}/(2r_{\pi 1}) = 421$ .

(e) The overall differential voltage gain is

$$A_{vd} = A_1 A_{v3} A_{v4} A_{v5} = 421(0.953)(3885)(0.995) = 1.55 \times 10^6$$

### Problem 7.73

The bias currents for Q<sub>1</sub> and Q<sub>2</sub> are  $I_{CQ1} = I_{CQ4} \cong 10~\mu\text{A}$ . Thus we have  $I_{BQ1} = I_{BQ2} = (10~\mu\text{A})/\beta = 50~\text{nA}$ . The bias current of an op amp is the average of the input currents. Thus, we have  $I_B = 50~\text{nA}$ .

### Problem 7.74

The reference current flowing through R $_3$  is approximately I $_{\rm ref}$  = (15 - 0.6)/(72 k $\Omega$ ) = 200  $\mu$ A. By symmetry we have I $_{\rm CO1}$  =

 $I_{CQ4}\cong 100~\mu\text{A}$ . Thus we have  $I_{BQ1}=I_{BQ2}=(10~\mu\text{A})/\beta=500~\text{nA}$ . The bias current of an op amp is the average of the input currents thus we have  $I_B=500~\text{nA}$ .

## Problem 7.75

When the areas of the transistors are not equal we have:  $I_{CQ1} = A_1 I_s \exp(V_{BE1}/V_T)$  and  $I_{CQ2} = A_2 I_s \exp(V_{BE2}/V_T)$ . Dividing the respective sides of these equations, we get

$$I_{CQ1}/I_{CQ2} = (A_1/A_2) \exp[(V_{BE1} - V_{BE2})/V_T]$$

Nominally, for zero output voltage from the op amp, we must have  $I_{\text{CO1}} = I_{\text{CO2}}$ . Thus, we have

$$1 = (A_1/A_2) \exp[(V_{BE1} - V_{BE2})/V_T]$$

The offset voltage is  $V_{off} = V_{BE1} - V_{BE2}$ . Hence, we have

$$1 = (A_1/A_2) \exp(V_{off}/V_T)$$

Solving, we obtain

$$A_1/A_2 = \exp(-V_{off}/V_T) = 0.953$$

Chapter 8

### Exercise 8.1

The phasor for  $v_{in}(t)$  is  $V_{in} = 5\angle -30^\circ$ . Also we have  $-6 = 20\log|V_0/V_{in}|$  which can be solved to find  $|V_0/V_{in}| = 0.5$ . Thus we have  $V_0/V_{in} = 0.5\angle 45^\circ$ . Then the phasor for the output is  $V_0 = 5\angle -30^\circ \times 0.5\angle 45^\circ = 2.5\angle 15^\circ$ . Finally we can write  $V_0(t) = 2.5\cos(2000\pi t + 15^\circ)$ .

## Exercise 8.2

The break frequency for this circuit is given by Equation 8.6 which is  $f_b = 1/(2\pi RC)$ . Solving for C we have  $C = 1/(2\pi f_b R)$ . (a) Substituting values we find  $C = 7.96 \ \mu F$ . (b)  $C = 79.6 \ \mu F$ .

## Exercise 8.3

(a) Refer to Figure 8.16a in the book.  $R_2$  and C are in parallel. Furthermore  $R_1$  and the  $R_2C_2$  combination act as a two-element voltage divider. Thus we can write:

$$\begin{split} \frac{\mathbf{v}_{o}}{\mathbf{v}_{in}} &= \frac{\frac{R_{2}(1/j\omega C)}{R_{2} + (1/j\omega C)}}{R_{1} + \frac{R_{2}(1/j\omega C)}{R_{2} + (1/j\omega C)}} = \frac{R_{2}/(j\omega C)}{R_{1}R_{2} + R_{1}/(j\omega C) + R_{2}/(j\omega C)} \\ &= \frac{\frac{R_{2}/(R_{1} + R_{2})}{1 + j\omega CR_{1}R_{2}/(R_{1} + R_{2})}}{1 + j(f/f_{b})} = \frac{\frac{R_{2}/(R_{1} + R_{2})}{1 + j(f/f_{b})} \end{split}$$

where  $f_b = \frac{1}{2\pi C R_1 R_2/(R_1 + R_2)}$ . Substituting values we obtain  $f_b = 2.12$  kHz and

$$\frac{v_o}{v_{in}} = \frac{0.25}{1 + jf/(2.12 \times 10^3)}$$

converting the constant to decibels we have  $20\log(0.25) \cong -6$  dB. The Bode plots are shown in Figure 8.17(a) in the book.

(b) Here again we have a voltage divider

$$\begin{split} \frac{\mathbf{v}_{o}}{\mathbf{v}_{in}} &= \frac{R_{2}}{R_{1}(1/j\omega C)} = \frac{R_{1}R_{2} + R_{2}/(j\omega C)}{R_{1}R_{2} + R_{1}/(j\omega C) + R_{2}/(j\omega C)} \\ &= \frac{j\omega CR_{1}R_{2} + R_{2}}{j\omega CR_{1}R_{2} + R_{1} + R_{2}} = \frac{R_{2}}{R_{1} + R_{2}} \frac{1 + j\omega CR_{1}}{1 + j\omega CR_{1}R_{2}/(R_{1} + R_{2})} \\ &= \frac{R_{2}}{R_{1} + R_{2}} \frac{1 + j(f/f_{2})}{1 + j(f/f_{p})} \end{split}$$

where  $f_z$  = 1/(2 $\pi$ R<sub>1</sub>C) and  $f_p$  =  $\frac{1}{2\pi$ CR<sub>1</sub>R<sub>2</sub>(R<sub>1</sub> + R<sub>2</sub>). Substituting values we obtain  $f_z$  = 1.59 kHz,  $f_p$  = 160.7 kHz, and

$$\frac{\mathbf{v}_{o}}{\mathbf{v}_{in}} = (9.9 \times 10^{-3}) \frac{1 + j(f/f_z)}{1 + j(f/f_p)}$$

The Bode plots are shown in Figure 8.17b in the book.

(c) From the circuit we can write

$$\frac{\mathbf{v}_{o}}{\mathbf{v}_{in}} = \frac{R_{2}}{R_{1} + R_{2} + j\omega L} = \frac{R_{2}}{R_{1} + R_{2}} \frac{1}{1 + j\omega L/(R_{1} + R_{2})}$$

$$= \frac{R_{2}}{R_{1} + R_{2}} \frac{1}{1 + j(f/f_{p})}$$

where  $f_p = (R_1 + R_2)/(2\pi L) = 477 \text{ kHz}$  and

$$\frac{v_o}{v_{in}} = \frac{0.6667}{1 + j(f/f_p)}$$

The Bode plots are shown in Figure 8.17c in the book.

## Exercise 8.4

Equation 8.34 gives the pole frequency as

$$f_{p1} = \frac{1}{2\pi [C_{gs}R_{sig} + C_{gd}(R_{sig} + g_{m}R'_{L}R_{sig} + R'_{L})]}$$

where 
$$R'_{L} = \frac{1}{1/r_{d} + 1/R_{bias} + 1/R_{L}}$$
.

(a) Thus if the load resistance increases, the pole frequency decreases. (b) If the source resistance R<sub>sig</sub> increases, the pole frequency decreases.

## Exercise 8.5

From Example 8.3, we have R  $_{\rm sig}$  = 10 kΩ,  $\rm g_m$  = 4 mS,  $\rm r_{\tilde d}$  = 25 kΩ, R' = 20 kΩ, and A  $_{\rm mid}$  = -80.

(a) For  $C_{gs} = 1 pF$  and  $C_{gd} = 2 pF$ , we have

$$f_{p1} = \frac{1}{2\pi [C_{gs}R_{sig} + C_{gd}(R_{sig} + g_{m}R'_{L}R_{sig} + R'_{L})]} = 95.3 \text{ kHz}$$

(b) For  $C_{gs} = 2 pF$  and  $C_{gd} = 1 pF$ , we have

$$f_{p1} = \frac{1}{2\pi [C_{qs}R_{sig} + C_{qd}(R_{sig} + g_{m}R'_{L}R_{sig} + R'_{L})]} = 187 \text{ kHz}$$

(c) Thus we conclude that a small value for  $C_{
m gd}$  is more critical than a small value for  $C_{
m gs}$  in attaining wide bandwidth.

#### Exercise 8.6

Refer to Figure 8.20 in the book. At the gate node, we can write the the current equation

$$\frac{V_{gs}(s) - V_{sig}(s)}{R_{sig}} + \frac{V_{gs}(s)}{1/(sC_{gs})} + \frac{V_{gs}(s) - V_{o}(s)}{1/(sC_{gd})} = 0$$
 (1)

Writing a current equation the drain node, we obtain

$$\frac{V_{o}(s) - V_{gs}(s)}{1/(sC_{gd})} + \frac{V_{o}(s)}{R'_{L}} + g_{m}V_{gs}(s) = 0$$
 (2)

Next, we solve Equation (2) for Vgs:


$$v_{gs} = \frac{(sC_{gd} + 1/R'_{L})V_{o}(s)}{sC_{gd} - g_{m}}$$

Then we substitute for  $V_{gs}$  in Equation (1) and solve for  $A_{V}$ .

$$A_{v}(s) = \frac{v_{o}}{v_{sig}} = -g_{m}R'_{L} \times \frac{1 - s(C_{gd}/g_{m})}{1 + s[C_{gs}R_{sig} + C_{gd}(R_{sig} + g_{m}R'_{L}R_{sig} + R'_{L})] + s^{2}C_{gs}C_{ds}R_{sig}R'_{L}}$$

## Exercise 8.7

(a) The equivalent circuits are shown on the next page.



The loaded voltage gain is  $A_V = A_{VO} \frac{R_L || R_O, Miller}{R_O + R_L || R_O, Miller} \approx -666$ Then we have  $R_{in, Miller} = R_f / (1 - A_V) = 1499 \Omega$  and  $R_{in} = R_i || R_{in, Miller} = 1497 \Omega$ .

(b) With  $R_L = \infty$ , we obtain  $A_V \cong -999$ ,  $R_{in,Miller} = 1 k\Omega$  and  $R_{in} = 999 \Omega$ .

## Exercise 8.8

Refer to the equivalent circuit shown in Figure 8.26b. Add the Miller output capacitance which is (approximately)  $C_{gd}$  in parallel with  $R_L^\prime$ . Then if we write a current equation at the drain terminal we have:

$$\mathbf{v}_{o}/\mathbf{R}_{L}' + \mathbf{g}_{m}\mathbf{v}_{i} + j\omega \mathbf{c}_{gd}\mathbf{v}_{o} = 0$$

Solving for the voltage gain, we have:

$$A_{V} = \frac{-g_{m}R'_{L}}{1 + j\omega R'_{L}C_{ds}}$$

The break frequency is  $f_b$  = 1/(2 $\pi$ R'<sub>L</sub>C<sub>ds</sub>). Substituting values from Examples 8.3 and 8.4 (R'<sub>L</sub> = 20 k $\Omega$  and C<sub>ds</sub> = 1 pF), we obtain  $f_b$  = 7.96 MHz. Notice that the break frequency for the output circuit is much higher than that of the input circuit, so the half-power bandwidth is determined almost entirely by the input circuit.

## Exercise 8.9

Equations 8.38 and 8.48 are:

$$r_{\pi} = \beta V_{T}/I_{CQ}$$
 and  $g_{m} = I_{CQ}/V_{T}$ 

Solving Equation 8.44 for  $C_{\pi}$ , we have

$$c_{\pi} \cong \frac{\beta}{2\pi r_{\pi} f_{t}} - c_{\mu}$$

The plots are shown in Figure 8.32 in the book.

## Exercise 8.10

Following the procedure of Example 8.7, we have  $g_m = I_{CQ}/V_T$  = (1 mA)/(26 mV) = 38.5 mS. The range given on the data sheets for  $\beta = h_{fe}$  at a bias point of  $I_{CQ} = 1$  mA is 50 to 300. We use the average value  $\beta = (300 + 50)/2 = 175$ . Then we have

$$r_{\pi} = \frac{\beta V_{T}}{I_{CQ}} = \frac{175 \times 0.026}{10^{-3}} = 4550 \Omega$$

The data sheet gives a maximum value for  $h_{re}$  of 8  $\times$  10  $^{-4}$ , which we use in computing  $r_{\mu}$ . Equation 8.41 yields

$$r_{\mu} \cong \frac{r_{\pi}}{h_{re}} = \frac{4550}{8 \times 10^{-4}} = 5.7 \text{ M}\Omega$$

We use Equation 8.42 to find a value for  $r_0 \cong 1/h_{0e}$ . The data sheet gives a range for  $h_{0e}$  from 5  $\mu S$  to 35  $\mu S$ . Thus,  $r_0$  ranges from 28.6 k $\Omega$  to 200 k $\Omega$ . We take the average value  $r_0$  =

 $(28.6 + 200)/2 = 114~\rm k\Omega$  as a typical value. As in Example 8.7 we estimate C  $_{\mu}$  = 8 pF. Then we have:

$$C_{\pi} = \frac{\beta}{2\pi r_{\pi} f_{t}} - C_{\mu} = \frac{175}{2\pi \times 4550 \times 90 \times 10^{6}} - 8 \text{ pF} = 60 \text{ pF}$$

From the data sheet we have  $r_{\chi}^{C}{}_{\mu}$  = 150  $\times$  10<sup>-12</sup>. Solving for  $r_{\chi}$  and substituting the value found for  $C_{\mu}$ , we have  $r_{\chi}$  = 19  $\Omega$ .

## Exercise 8.11

$$r_{\pi} = \frac{\beta V_{T}}{I_{CQ}} \qquad c_{\pi} \cong \frac{\beta}{2\pi r_{\pi} f_{t}} - c_{\mu}$$

$$g_{m} = \frac{I_{CQ}}{V_{T}} = 0.385$$
 for all three devices

$$R'_{L} = R_{L} ||R_{C}||r_{O}$$
  $C_{T} = C_{\pi} + C_{\mu}(1 + g_{m}R'_{L})$ 

$$R_{S}' = r_{\pi} | [r_{X} + (R_{B} | R_{S})]$$
  $f_{H} = \frac{1}{2\pi R_{S}' C_{T}}$ 

Device	$r_{\pi}$ ( $\Omega$ )	C <sub>π</sub> (pF)	C <sub>T</sub> (pF)	$R'_{s}$ $(\Omega)$	f <sub>H</sub> (MHz)
A	260	148	638	48.6	5.13
В	260	173	369	51.8	8.33
C	130	120	316	38.5	13.1

## Exercise 8.12

For  $R_S=0$ , we have  $R_S'=r_\pi | |r_X=18.4~\Omega$ . Then we can compute  $f_H=1/(2\pi R_S' C_T)=1/[2\pi (18.4)980\times 10^{-12}]=8.83~MHz$ .

## Exercise 8.13

(a) 
$$R'_{s} = R_{s} ||R_{E}||r_{\pi}||(1/g_{m}) = 2.45 \Omega$$

$$R'_{L} = R_{C} | | R_{L} = 255 \Omega$$

$$f_{H1} = \frac{1}{2\pi C_{\pi} R'_{S}} = \frac{1}{2\pi (196 \times 10^{-12}) (2.45)} = 331 \text{ MHz}$$

$$f_{\rm H2} = \frac{1}{2\pi C_{\mu}R_{\rm L}'} = \frac{1}{2\pi(8 \times 10^{-12})(255)} = 78 \text{ MHz}$$

(b) 
$$A_V = \beta R_L'/r_{\pi} = 225(255)/585 = 98.1$$
  
 $R_{in} = R_E ||[r_{\pi}/(\beta + 1)]| = 2.58 \Omega$ 

$$A_{vs} = A_{v} \frac{R_{in}}{R_{s} + R_{in}} = 4.81$$

(c) The simulation is stored in the file named Exer8\_13. It yields  $f_{\rm H}$  = 51 MHz and  $A_{\rm VSmid}$  = 4.79.

## Exercise 8.14

Select  $R_B$  so the dc drop across it is small compared to  $V_{EE}$ . Since we expect  $I_{BQ}=I_{CQ}/\beta=$  (10 mA)/225 = 44  $\mu A$ . Thus we should have  $R_B(44~\mu A)$  << 15 V. We select  $R_B=10~k\Omega$ . Next we have

$$R_{E1} = \frac{V_{EE} - V_{BE} - V_{RB}}{I_{EQ}} = \frac{15 - 0.7 - 0.44}{10 \text{ mA}} = 1.39 \text{ k}\Omega$$

$$R_{E1} = \frac{V_{EE} - V_{BE}}{I_{EO}} = \frac{15 - 0.7}{10 \text{ mA}} = 1.43 \text{ k}\Omega$$

Consequently we choose the nominal values  $R_{E1}=R_{E2}=1.3$  k $\Omega$ . The program is stored in the file named Exer8\_14. It yields  $f_{\rm H}=9.7$  MHz and  $A_{\rm VS}=33.3$  dB.

## Exercise 8.15

Solving Equation 8.70 we have R  $_{\rm O}$  = 1/(2 $\pi f_{\rm H} C_{\rm L}$ ). Substituting values we find that the output resistance must be less than 79.6

 $\Omega$  to achieve  $f_{\rm H}$  > 5 MHz. An emitter follower would be the best choice to achieve this relatively low output resistance.

## Exercise 8.16


The Bode plot is shown in Figure 8.51 in the book. The amplifier has break frequencies of 1, 10 and 100 Hz. Because the breaks at 10 Hz and 1 Hz have negligible effect at 100Hz, the half-power bandwidth is almost exactly equal to 100 Hz.

## Exercise 8.17

The resistance in series with  $C_1$  is  $R_s + R_{i1} = 200 \ k\Omega$ . Thus the break frequency for  $C_1$  is  $f_1 = 1/[2\pi C_1(R_s + R_{i1})] = 0.796 \ Hz$ . Similarly, we find  $f_2 = 53.1 \ Hz$ , and  $f_3 = 15.9 \ kHz$ . Notice that  $f_3$  is much greater than either of the other two break frequencies. Thus to reduce the lower half-power frequency it is most important to increase the value of  $C_3$ .

#### Exercise 8.18

- (a) See Figure 8.55 in the book for the equivalent circuit.
- (b) To determine the resistance seen by  $C_E$ , we replace  $v_s$  by a short circuit and replace  $C_E$  by a test source as shown below. Then we determine the resistance  $R = v_v/i_v$ .



$$i_b = \frac{v_x}{r_{\pi} + R_1 ||R_2||R_s}$$

$$i_x = \frac{v_x}{R_E} + (\beta + 1)i_b = \frac{v_x}{R_E} + \frac{v_x(\beta + 1)}{r_\pi + R_1||R_2||R_s}$$

$$R_{E}' = \frac{v_{X}}{i_{X}} = \frac{1}{\frac{1}{R_{E}} + \frac{(\beta + 1)}{r_{\pi} + R_{1} ||R_{2}||R_{S}}} = R_{E} || \left[ \frac{r_{\pi} + R_{1} ||R_{2}||R_{S}}{(\beta + 1)} \right]$$

#### Exercise 8.19

Refer to Figure 8.53 in the book. The Thévenin resistance and voltage of the base bias circuit are

$$V_{B} = V_{CC} \frac{R_{2}}{R_{1} + R_{2}} = 5 \text{ V}$$
  $R_{B} = R_{1} | | R_{2} = 3.33 \text{ k}\Omega$ 

Then we have

$$I_{BQ} = \frac{V_B - V_{BEQ}}{R_B + R_E(\beta + 1)} = 21.04 \ \mu\text{A} \quad \text{and} \quad I_{CQ} = \beta I_{BQ} = 4.21 \ \text{mA}$$

$$r_{\pi} = \beta V_T / I_{CQ} = 1235 \ \Omega$$

$$R'_E = R_E | \left[ \frac{r_{\pi} + R_1 | |R_2| |R_S}{(\beta + 1)} \right] = 9.87 \ \Omega$$

$$f_1 = 1/(2\pi R'_E C_E) = 161 \ \text{Hz}$$

## Problem 8.1

On a logarithmic scale, the variable is multiplied by a certain factor for equal increments of length along the scale. On the other hand for a linear scale, a certain value is added to the variable for equal increments of length along the scale.

## Problem 8.2

We say that  $f_2$  is a decade higher than  $f_1$  if  $f_2/f_1 = 10$ . If  $f_2/f_1 = 2$ ,  $f_2$  is said to be an octave higher than  $f_1$ .

#### Problem 8.3

A Bode magnitude plot of a network function is a plot of the magnitude of the network function in decibels versus frequency. The frequency axis is logarithmic. Assuming that the magnitude is in decibels, the vertical axis is linear. (If we were to plot the magnitude directly without converting to decibels, the vertical axis would be logarithmic.)

A Bode phase plot is a plot of phase versus frequency with a linear scale for phase and a logarithmic scale for frequency.

## Problem 8.4

We assume that the network function is written as a ratio of polynomials in s. Then the poles are the roots of the denominator and the zeros are the roots of the numerator.

## Problem 8.5

See Figure 8.1 in the book for the circuit diagram. Above the break frequency, the magnitude of the voltage transfer function  ${\bf V_o/V_{in}}$  declines at a rate of 20 dB/decade.

### Problem 8.6

number of decades =  $log_{10}(2200/50) = 1.643$ 


number of octaves = 
$$\log_2(2200/50) = \frac{\log_{10}(44)}{\log_{10}(2)} = 5.46$$

## Problem 8.7

(a) 
$$A(s) = \frac{10(s + 200\pi)}{(s + 2000\pi)} = \frac{1 + s/200\pi}{1 + s/2000\pi}$$


$$A(f) = \frac{1 + j(f/100)}{1 + j(f/1000)}$$

The plots are shown on the next page.



(b) 
$$A(s) = \frac{s - 200\pi}{s + 200\pi} = \frac{1 - s/200\pi}{1 + s/200\pi}$$


$$A(f) = \frac{1 - j(f/100)}{1 + j(f/100)}$$




(c) 
$$A(s) = \frac{4\pi^2 10^9}{s^2 + (5\pi 10^4)s + 4\pi^2 10^8}$$

$$= \frac{10}{[1 + s/(4\pi 10^4)][1 + s/(\pi 10^4)]}$$

$$A(f) = \frac{10}{[1 + jf/(20 \times 10^3)](1 + jf/5000)}$$






Problem 8.8

(a) Refer to the circuit shown in Figure P8.8a in the book.

$$A(s) = V_0/V_{in} = sL/(R + sL) = \frac{s/(2 \times 10^8)}{1 + s/(2 \times 10^8)}$$

$$A(f) = \frac{jf/(31.8 \times 10^6)}{1 + jf/(31.8 \times 10^6)}$$

Sketches of the magnitude and phase of A(f) are:



(b) Refer to the circuit shown in Figure P8.8b in the book.


$$A(s) = V_0/V_{in} = \frac{R_2}{R_2 + sLR_1/(sL + R_1)}$$

$$= \frac{sL/R_1 + 1}{sL(R_1 + R_2)/R_1R_2 + 1}$$

$$A(f) = \frac{1 + j(f/f_2)}{1 + j(f/f_p)}$$

in which  $f_z = R_1/(2\pi L) = 143.2$  MHz and  $f_p = R_1 R_2/[2\pi L(R_1 + R_2)] = 14.32$  MHz

Sketches of the magnitude and phase of A(f) are shown on the next page.



(a) Refer to Figure P8.9 in the book. Writing a current equation at the output node, we obtain

$$sc(V_o - A_vV_{in}) + (V_o - V_{in})/R = 0$$


Solving for the gain we obtain:

$$A(s) = \frac{V_o}{V_{in}} = \frac{1 - RCs}{1 + RCs}$$


(b) We have a pole at s = -1/(RC) and a zero at s = 1/(RC).

(c) 
$$A(f) = \frac{1 - j(f/f_b)}{1 + j(f/f_b)}$$
 in which  $f_b = 1/(2\pi RC)$ .

The magnitude and phase plots are shown on the next page.



(d) As R ranges from 0 to 1 k $\Omega$ ,  $f_b$  ranges from  $\infty$  to 339 kHz. The phase is given by  $-2\tan^{-1}(f/f_b)$ . The gain is unity at all frequencies for all values of R.



### Problem 8.10

- Draw the small-signal equivalent circuit. Replace dc voltage sources and current sources with their internal impedances. (Ideal voltage sources become short circuits, and ideal current sources become open circuits.) Treat coupling or bypass capacitors as short circuits.
- Write circuit equations relating the input voltage, output voltage, and other currents and/or voltages.
- 3. Use algebra to obtain the voltage gain  $V_0/V_{sig}$  as a ratio of polynomials in s.
- 4. Factor the numerator and denominator polynomials to determine break frequencies.
  - 5. Substitute values and draw the Bode plot.

## Problem 8.11

- 1. Reduce the device capacitances  $C_{gs}$  and  $C_{gd}$ . (Reducing  $C_{gd}$  is more important than reducing  $C_{gs}$ .)
  - 2. Reduce the source resistance Rsig.
- 3. Reduce the load resistance  $R_{\widetilde{L}}$  which reduces the gain magnitude.

## Problem 8.12

The bias current is  $I_{DQ} = (V_{DD} - V_{DSQ})/(2 \text{ k}\Omega) = 2.5 \text{ mA}$ . This problem is similar to Example 8.3. We have  $K = KP(W/L)/2 = 10^{-3}$ .  $g_m = 2\sqrt{KI_{DQ}} = 3.16 \text{ mS}$ . (This value for  $g_m$  is approximate because the formula was derived assuming  $\lambda = 0$ .)  $r_d \approx 1/(\lambda I_{DQ}) = 40 \text{ k}\Omega$ .

$$R'_{L} = \frac{1}{1/r_{d} + 1/R_{D} + 1/R_{L}} = \frac{1}{1/40 + 1/2 + 1/1} = 656 \Omega$$

$$A_{mid} = -g_{m}R'_{L} = -(3.16 \times 10^{-3}) \times 656 = -2.07$$

The frequencies associated with the zero and the poles are

$$f_z = \frac{g_m}{2\pi C_{qd}} = 1 \text{ GHz}$$

$$f_{pl} = \frac{1}{2\pi [C_{gs}R_{sig} + C_{gd}(R_{sig} + g_{m}R'_{L}R_{sig} + R'_{L})]} = 15.1 \text{ MHz}$$

$$f_{p2} = \frac{c_{gs} c_{sig} + c_{gd} (c_{sig} + c_{m} c_{L}^{r} c_{sig} + c_{L}^{r})}{2\pi c_{gs} c_{ds} c_{L}^{r} c_{sig}} = 2.03 \text{ GHz}$$

Because  $f_{p1}$  is much lower than the other two break frequencies, the upper half-power frequency is approximately equal to  $f_{p1}$ .

For the simulation we need to know the value of Vbias. The equation for the drain current is

$$I_{DQ} = K(V_{bias} - V_{to})^{2} (1 + \lambda V_{DSQ})$$

$$2.5 \times 10^{-3} = 10^{-3} (V_{bias} - 1)^{2} (1 + 0.01 \times 10)$$

Solving, we determine that  $V_{\rm bias} = 2.507$  V. The simulation is stored in the file named P8\_12. The simulation yields  $A_{\rm mid} = 2.18$  and  $f_{\rm 3dB} = 14.8$  MHz. These values are in good agreement with our calculations. (The discrepancy is due to the fact that we assumed  $\lambda = 0$  in computing  $g_{\rm m}$ .)

# Problem 8.13

The bias current is  $I_{DQ} = (V_{DD} - V_{DSQ})/(2 \text{ k}\Omega) = 2.5 \text{ mA}$ . This problem is similar to Example 8.3. We have  $K = KP(W/L)/2 = 10^{-3}$ .  $g_m = 2\sqrt{KI_{DQ}} = 3.16 \text{ mS}$ . (This value for  $g_m$  is approximate because the formula was derived assuming  $\lambda = 0$ .)  $r_d \approx 1/(\lambda I_{DO}) = 40 \text{ k}\Omega$ .

$$R'_{L} = \frac{1}{1/r_{d} + 1/R_{D} + 1/R_{L}} = \frac{1}{1/40 + 1/2 + 1/1} = 656 \Omega$$

$$A_{\text{mid}} = -g_{\text{m}}R'_{\text{L}} = -(3.16 \times 10^{-3}) \times 656 = -2.07$$

The frequencies associated with the zero and the poles are

$$f_z = \frac{g_m}{2\pi C_{gd}} = 1 \text{ GHz}$$

$$f_{p1} = \frac{1}{2\pi [C_{gs}R_{sig} + C_{gd}(R_{sig} + g_{m}R'_{L}R_{sig} + R'_{L})]} = 485 \text{ MHz}$$

$$f_{p2} = \frac{c_{gs} c_{sig} + c_{gd} (c_{sig} + c_{m} c_{L}^{2} c_{sig} + c_{L}^{2})}{2\pi c_{gs} c_{ds} c_{L}^{2} c_{sig}} = \omega$$

Because  $f_z$  is not significantly higher than  $f_{p1}$ , we expect the upper half power frequency to be a bit higher than  $f_{p1}$  (due to the effect of the zero).

For the simulation we need to know the value of  $V_{\mbox{\scriptsize bias}}$ . The equation for the drain current is

$$I_{DQ} = K(V_{bias} - V_{to})^{2}(1 + \lambda V_{DSQ})$$


$$2.5 \times 10^{-3} = 10^{-3}(V_{bias} - 1)^{2}(1 + 0.01 \times 10)$$

Solving we determine that  $V_{\rm bias}=2.507~{\rm V.}$  The simulation is stored in the file named P8\_13. The simulation yields  $A_{\rm mid}=2.18~{\rm and}~f_{\rm 3dB}=636~{\rm MHz.}$  These values are in good agreement with our calculations. The discrepancy is due to the fact that we assumed  $\lambda=0$  in computing  $g_{\rm m}$ .

Comparing the answers to Problems 8.12 and 8.13 we see that the bandwidth is much wider with  $R_{\rm sig}$  = 0 than for  $R_{\rm sig}$  = 5 k $\Omega$ .

## Problem 8.14

(a) The small-signal equivalent circuit is shown on the next page.



(b) Writing current equations at the gate and drain we obtain:

$$\frac{\mathbf{v_g} - \mathbf{v_{sig}}}{\mathbf{R_{sig}}} + \mathbf{sc_{gd}} \mathbf{v_g} + \mathbf{sc_{gs}} (\mathbf{v_g} - \mathbf{v_o}) = 0$$
 (1)

$$(V_g - V_o)(g_m + sC_{gs}) = V_o/R'_L$$
 (2)

Solving Equation (2) for  $V_g$ , substituting into Equation (1), and solving for the gain, we eventually obtain:

$$A(s) = \frac{V_o}{V_{sig}} = \frac{g_m R'_L + s R'_L C_{gs}}{1 + g_m R'_L + Bs + As^2}$$

in which

 $B = R_{sig}(1 + g_{m}R'_{L})(C_{gd} + C_{gs}) + C_{gs}R'_{L} - g_{m}R_{sig}R'_{L}C_{gs}$  and

$$A = R_{sig}R'_{L}C_{gs}(C_{gd} + C_{gs}) - R_{sig}R'_{L}C_{gs}^{2}$$

(c) Evaluating the gain expression for s = 0, we obtain the midband gain.

$$A_{mid} = \frac{g_{m}R'_{L}}{1 + g_{m}R'_{L}}$$

(d) We have K = KP(W/L)/2 =  $10^{-3}$ ;  $g_m = 2\sqrt{KI_{DQ}} = 3.16$  mS;  $r_d = \infty$  (because  $\lambda = 0$ );  $R'_L = R_{bias} | |R_L = 1$  k $\Omega$ ; and  $A_{mid} = 0.760$  which is equivalent to -2.39 dB.

The zero is the root of the numerator of the gain expression.

$$g_{m}R'_{L} + sR'_{L}C_{qs} = 0 \Rightarrow s_{z} = -g_{m}/C_{qs}$$

The corresponding frequency is

$$f_z = -s_z/2\pi = g_m/(2\pi C_{gs}) = 1.01 \text{ GHz}$$

The poles are the roots of the denominator of A(s). Evaluating we obtain


1 + 
$$g_m R_L' = 4.16$$
  
B =  $26.3 \times 10^{-9}$   
A =  $2.5 \times 10^{-18}$   
 $s_{p1} = -161 \times 10^6$  and  $s_{p2} = -10.3 \times 10^9$   
 $f_{p1} = 25.6$  MHz and  $f_{p2} = 1.65$  GHz

Because  $f_z$  and  $f_{p2}$  are much larger than  $f_{p1}$  we expect the half-power frequency to be very nearly equal to  $f_{p1}$ . Thus  $f_{3dB}\cong 25.6$  MHz.

(e) The program is stored in the file named P8\_14. The midband gain and half-power bandwidth agree very well with the values computed in part (d).

### Problem 8.15

(a) The small-signal equivalent circuit is:



(b) Notice that  $V_{gs} = -V_{s}$ . Writing a current equation at the source node we obtain:

$$\frac{V_{s} - V_{sig}}{R_{sig}} + sc_{gs}V_{s} + g_{m}V_{s} = 0$$

Solving for V<sub>s</sub> we obtain

$$V_{s} = V_{sig} \frac{1}{sC_{gs}R_{sig} + 1 + g_{m}R_{sig}}$$
(1)

Writing a current equation at the drain node we have

$$g_m V_s = s C_{gd} V_o + V_o / R'_L$$

Solving for V we obtain

$$V_{o} = V_{s} \frac{g_{m}R'_{L}}{sC_{gd}R'_{L} + 1}$$
 (2)

Using Equation (1) to substitute for  $V_{\rm S}$  in Equation (2) and dividing both sides by  $V_{\rm Sig}$  we have

$$A(s) = \frac{v_o}{v_{sig}}$$

$$= \frac{g_m R'_L}{(sc_{gs} R_{sig} + 1 + g_m R_{sig})(sc_{gd} R'_L + 1)}$$

(c) The poles are the roots of the denominator of A(s).

$$s_{p1} = -(1 + g_m R_{sig})/(C_{gs} R_{sig})$$
 and  $s_{p2} = -1/(C_{gd} R'_L)$ 

The break frequencies associated with these poles are

$$f_{p1} = (1 + g_m R_{sig})/(2\pi C_{gs} R_{sig})$$
 and  $f_{p2} = 1/(2\pi C_{gd} R_L')$ 

(d) The midband gain is obtained by evaluating A(s) for s = 0.

$$A_{\text{mid}} = \frac{g_{\text{m}}R'_{\text{L}}}{1 + g_{\text{m}}R_{\text{sig}}}$$

(e) We have K = KP(W/L)/2 =  $10^{-3}$ ;  $g_m = 2\sqrt{KI_{DQ}}$  = 3.16 mS;  $r_d = \infty$  (because  $\lambda = 0$ );  $R'_L = R_D | |R_L = 1 \text{ k}\Omega$ ; and  $A_{mid} = 2.40 \text{ which is}$ 

equivalent to 7.6 dB. The break frequencies are  $f_{p1} = 4.19 \, \text{GHz}$  and  $f_{p2} = 318 \, \text{MHz}$ . Because  $f_{p1}$  is considerably greater than  $f_{p2}$ , the upper half-power frequency is approximately equal to  $f_{p2}$ .

(f) The program is stored in the file named P8\_15. The simulation results match the hand calculations.

### Problem 8.16

The pole and zero frequencies are given by Equations 8.33, 8.34 and 8.35. Usually  $f_z$  and  $f_{p2}$  are much higher than  $f_{p1}$ . Therefore the upper half-power frequency approximately equals  $f_{p1}$  which is given by

$$f_{p1} = \frac{1}{2\pi [C_{gs}R_{sig} + C_{gd}(R_{sig} + g_{m}R'_{L}R_{sig} + R'_{L})]}$$

Substituting values, we have

$$10^{6} = \frac{1}{18.84 \times 10^{-9} + (32 \times 10^{-12}) R'_{L}}$$

Solving we find that  $R_{\rm L}'$  = 30.6  $k\Omega.$  The midband gain is A  $_{\rm mid}$  = -g  $_{\rm m}R_{\rm L}'$  = -153. Also we have


$$R'_{L} = \frac{1}{1/r_{d} + 1/R_{bias} + 1/R_{L}} = 30.6 \times 10^{3} = \frac{1}{1/10^{5} + 1/R_{T}}$$


from which we find  $R_{L} = 44.1 \text{ k}\Omega$ .

As a check we compute  $f_z = 7.95$  GHz and  $f_{p2} = 4.11$  GHz. Since these frequencies are much higher than  $f_{p1}$ , our initial assumption is justified.

# Problem 8.17

(a) The small-signal equivalent circuit is:





(b) Notice that  $V_{gs} = V_{sig}$ . The output voltage is the current times the impedance of  $R'_{L}$  in parallel with  $1/(sC_{load})$ .

$$V_o = -g_m V_{sig} \frac{R'_L/(sC_{load})}{R'_L+1/(sC_{load})}$$


from which we obtain

$$A(s) = \frac{V_o}{V_{sig}} = \frac{-g_m R'_L}{sC_{load} R'_L + 1}$$

- (c) The pole is s  $_p$  = -1/(C  $_{\rm load}R'_{\rm L})$  and the corresponding break frequency is f  $_p$  = 1/(2\pi C  $_{\rm load}R'_{\rm L})$  .
- (d)  $A_{mid} = A(s)|_{s = 0} = -g_{m}R'_{L}$
- (e) We have  $K = KP(W/L)/2 = 10^{-3}$ ;  $g_m = 2\sqrt{KI_{DQ}} = 3.16$  mS;  $r_d = \infty$  (because  $\lambda = 0$ );  $R'_L = R_D = 2$  k $\Omega$ ; and  $A_{mid} = -6.32$  which is equivalent to 16.0 dB. The break frequency is  $f_{p1} = 39.8$  kHz.
- (f) The program is stored in the file named P8\_17. The simulation results match the hand calculations.

### Problem 8.18

(a) The small-signal equivalent circuit is



(b) From the equivalent circuit we can write

$$V_o = g_m V_{gs} \frac{r_d(1/sC_{load})}{r_d + (1/sC_{load})}$$
 and  $V_{sig} = V_{gs} + V_o$ 

We solve the second equation for  $V_{gs}$ , substitute into the first equation, and solve for the gain.

$$A(s) = \frac{V_o}{V_{sig}} = \frac{g_m r_d}{1 + g_m r_d + s c_{load} r_d}$$

- (c) The pole is the root of the denominator polynomial which is  $s_p = -(1 + g_m r_d)/(c_{load} r_d)$ . The corresponding break frequency is  $f_p = (1 + g_m r_d)/(2\pi c_{load} r_d)$ .
- (d) The midband gain can be found by setting s=0 in the expression for A(s).

$$A_{mid} = g_{m}r_{d}/(1 + g_{m}r_{d})$$

- (e) We have  $K = KP(W/L)/2 = 10^{-3}$ ;  $g_m = 2\sqrt{KI_{DQ}} = 3.16 \text{ mS}$ ;  $r_d = \infty$  (because  $\lambda = 0$ ); and  $A_{mid} = 1$  which is equivalent to 0 dB. For  $r_d = \infty$ , the break frequency is  $f_p = g_m/2\pi C_{load} = 251 \text{ kHz}$ .
- (f) The program is stored in the file named P8\_18. The simulation results match the hand calculations.

### Problem 8.19

First we determine the midband gain. Then we use this gain to determine the Miller capacitances. Finally we analyze the simplified circuit to determine the break frequencies. (Usually the analysis is much easier after applying Miller's Theorem.)

### Problem 8.20

Because the amplifiers are ideal voltage amplifiers, their input impedances are infinite, and the input impedance of each circuit is the Miller impedance. From Equation 8.36, we have

$$Z_{in,Miller} = \frac{Z_{f}}{(1 - A_{v})}$$
. Evaluating, we obtain

(a) 
$$Z_{in} = 909 \Omega$$
 (b)  $Z_{in} = 99.0 \Omega$ 

(c) 
$$z_{in} = \omega$$
 (d)  $z_{in} = -10 k\Omega$ 

Because the amplifiers are ideal voltage amplifiers, their input impedances are infinite, and the input capacitance of each circuit is the Miller capacitance. From Equation 8.36 we have

$$Z_{in,Miller} = \frac{Z_{f}}{(1 - A_{v})} = \frac{1/(j\omega C_{f})}{1 - A_{v}} = 1/[j\omega C_{f}(1 - A_{v})]$$

Thus the input capacitance is  $C_{in} = C_{f}(1 - A_{V})$ . Evaluating we obtain

(a) 
$$C_{in} = 1010 pF$$


(b) 
$$C_{in} = 20 pF$$

(c) 
$$C_{in} = 0$$


(d) 
$$C_{in} = -90 pF$$

### Problem 8.22

The equivalent circuit is



First for the approximate analysis we use the Miller effect to replace  $R_f$  by  $R_{in,Miller}$  and  $R_{o,Miller}$  as shown below.



$$A_V = -10 \frac{(2.5 \text{ k}\Omega)}{(1 \text{ k}\Omega) + (2.5 \text{ k}\Omega)} = -7.14$$

$$R_{in,Miller} = \frac{R_{f}}{1 - A_{v}} = 614 \Omega$$
  
 $R_{x} = R_{i} || R_{in,Miller} = 579 \Omega$ 

For the exact analysis, we refer to the original equivalent circuit and write these circuit equations:

$$i_{x} = \frac{v_{x}}{R_{i}} + \frac{v_{x} - v_{o}}{R_{f}} \tag{1}$$

$$\frac{v_o}{R_L} + \frac{v_o - v_x}{R_f} + \frac{v_o - A_{vo}v_x}{R_o} = 0$$
 (2)

We solve Equation (2) for  $v_0$ , substitute into Equation (1), and solve for  $R_v$ .

$$R_{X} = \frac{v_{X}}{i_{X}} = \frac{1}{\frac{1}{R_{i}} + \frac{1}{R_{f}} - \frac{1/R_{f} + A_{vo}/R_{o}}{1 + R_{f}/R_{L} + R_{f}/R_{o}}}$$

Evaluating we obtain  $R_{_{\rm X}}$  = 588  $\Omega$  (compared to 579  $\Omega$  for the approximate analysis).

## Problem 8.23


Because  $R_0 = 0$ ,  $A_V = A_{VO}$ . Thus we have  $C_{in,Miller} = C(1 - A_V)$ .

$$\begin{split} A_{S} &= \frac{\mathbf{v}_{o}}{\mathbf{v}_{s}} = A_{vo} \frac{1/(j\omega C_{in,Miller})}{R_{S} + 1/(j\omega C_{in,Miller})} \\ &= \frac{A_{vo}}{1 + j(f/f_{B})} \quad \text{in which } f_{B} = 1/(2\pi R_{s} C_{in,Miller}) \end{split}$$

For 
$$A_{vo} = -9$$
 we have  $A_{s} = \frac{-9}{1 + jf/(15.9 \text{ kHz})}$ 


For 
$$A_{VO} = -99$$
 we have  $A_{S} = \frac{-99}{1 + jf/(1.59 \text{ kHz})}$ 

The sketch of  $|A_s|$  is



## Problem 8.24


Because  $|A_{VO}| >> 1$ , we use an approximate analysis in which we assume that  $R_{O,Miller} \cong R_{f}$ . Then the equivalent circuit is:



$$\begin{aligned} & R_{L}' = R_{o,Miller}^{\mid \mid R_{L}} \cong R_{f}^{\mid \mid \mid R_{L}} & A_{v} = A_{vo}R_{L}'/(R_{o} + R_{L}') \\ & R_{in,Miller} = R_{f}/(1 - A_{v}) & R_{x} = R_{i}^{\mid \mid \mid R_{in,Miller}} \end{aligned}$$


$^{R}_{L}$	1 kΩ	10 kΩ
R <sub>T</sub>	995 Ω	9.52 kΩ
Av	-49.9	-90.5
R <sub>in,Miller</sub>	3.93 kΩ	2.19 kΩ
R <sub>×</sub>	3.78 kΩ	2.14 kΩ

The equivalent circuit is:



$$R_{in,Miller} = R_f/(1 - A_v) = (10 \text{ k}\Omega)/(1 + 10^5) \approx 0.1 \Omega$$
  
 $R_{in} = R_i | |R_i \approx 0.1 \Omega$ 

To find the output resistance, zero the input source (which then becomes an open circuit), attach a test source to the output terminals and determine the ratio of the test voltage to the test current. The circuit is



Notice that we chose to use a current source for the test source. If we chose a voltage source, we would have two voltage sources in parallel forming an indeterminate circuit. We write a current equation at the top end of  $R_i$ :

$$v_{i}/R_{i} + (v_{i} - A_{vo}v_{i}) = 0$$

from which we have  $v_i = 0$ . Thus  $v_x = A_{vo}v_i = 0$ . Then the output resistance is  $R_o = v_x/i_x = 0$ . Because  $R_o = 0$  and  $R_{in}$  is very small, we have a nearly ideal transresistance amplifier.

The transresistance gain is  $R_m = v_0/i_s = A_{vo}v_i/(v_i/R_{in}) = A_{vo}R_{in} = -10^5(0.1 \Omega) \approx -10 k\Omega = -R_f$ .

### Problem 8.26

The equivalent circuits are shown in Figure 8.26 in the book, except that for the circuit under consideration we have  $R_L' = R_D ||r_d||R_L$ . The midband voltage gain is  $A_{mid} = -g_m R_L'$ .

The bias current is  $I_{DQ}=(V_{DD}-V_{DSQ})/(2~k\Omega)=2.5$  mA. We have  $K=KP(W/L)/2=10^{-3}$ .  $g_m=2\sqrt{KI_{DQ}}=3.16$  mS. (This value for  $g_m$  is approximate because the formula was derived assuming  $\lambda=0$ .) Also we have  $r_d\cong 1/(\lambda I_{DO})=40~k\Omega$ .

$$R'_{L} = \frac{1}{1/r_{d} + 1/R_{D} + 1/R_{L}} = \frac{1}{1/40 + 1/2 + 1/1} = 656 \Omega$$

$$A_{mid} = -g_{m}R'_{L} = -(3.16 \times 10^{-3}) \times 656 = -2.07$$

Then the Miller capacitance is


$$C_{\text{Miller}} = C_{\text{gd}}(1 - A_{\text{mid}}) = (0.5 \text{ pF})(1 + 2.07) = 1.54 \text{ pF}$$
 $C_{\text{total}} = C_{\text{gs}} + C_{\text{Miller}} = 2.04 \text{ pF}$ 

$$f_{\text{b}} = \frac{1}{2\pi R_{\text{sig}}C_{\text{total}}} = 15.6 \text{ MHz}$$

In Problem 8.12 we did an exact analysis of this circuit and obtained  $f_b$  = 15.1 MHz. (The simulation yielded  $f_b$  = 14.8 MHz.)

# Problem 8.27

(a) The equivalent circuit is shown on the next page.



(b) In the midband, we have  $V_{sig} = V_{in}$ . Also, we have  $V_{in} = V_{gs} + V_{o}$  and  $V_{o} = g_{m}V_{gs}R'_{L}$ 

From which we have

$$A_{vs} = \frac{V_o}{V_{sig}} = A_v = \frac{V_o}{V_{in}} = \frac{g_m R_L'}{1 + g_m R_L'}$$

(c) 
$$C_{\text{Miller,in}} = C_{gs}(1 - A_{v})$$

$$C_{\text{total}} = C_{gd} + C_{\text{Miller,in}}$$

$$f_{b} = 1/(2\pi R_{sig}C_{\text{total}})$$

(d) We have  $K = KP(W/L)/2 = 10^{-3}$ ;  $g_m = 2\sqrt{KI_{DQ}} = 3.16 \text{ mS}$ ;  $r_d = \infty$  (because  $\lambda = 0$ );  $R'_L = R_{bias} | |R_L = 1 \text{ k}\Omega$ ; and  $A_V = 0.760 \text{ which is equivalent to } -2.39 \text{ dB}$ .  $C_{Miller,in} = C_{gs}(1 - A_V) = (0.5 \text{ pF})(1 - 0.760) = 0.120 \text{ pF}$ .  $C_{total} = C_{gd} + C_{Miller,in} = 0.620 \text{ pF}$ .  $f_b = 1/(2\pi R_{sig}C_{total}) = 25.7 \text{ MHz}$ .

In Problem 8.14, we did an exact analysis and determined that  $f_{3-dB}=25.6$  MHz. Thus, the Miller approximation is very accurate in this case.

## Problem 8.28

See Figure 8.29 in the book.

For infinite Early voltage,  $r_o$  is infinite. Then neglecting the currents through  $r_\mu$  and  $C_\mu$ , the collector current is independent of changes in  $v_{CE}$  (within the active region). Thus from Equation 8.42, we have  $h_{oe} \cong 1/r_o$ , so  $h_{oe}$  is zero. (Keep in mind that  $h_{oe}$  is a conductance.)

### Problem 8.30

Equations 8.41 and 8.42 are

r	~	1/h	and	~	_ VA
0		1/h <sub>oe</sub>	and	0	ICQ

I <sub>CQ</sub> (mA)	ro	hoe	
0.1	1 MΩ	1 μS	
1	100 kΩ	10 μS	
10	10 kΩ	100 μS	

### Problem 8.31


We have  $h_{fe} \cong \beta$  and  $h_{ie} \cong r_{\pi}$ . Since  $r_{\pi} = \beta V_{T}/I_{CQ}$ , we have  $h_{ie} \cong h_{fe}V_{T}/I_{CQ}$ . At 300 K,  $V_{T} \cong 26$  mV.

IcQ	0.:	l mA	1	m	A	10	mA
hie	52	kΩ	5.	2	kΩ	520	Ω

### Problem 8.32

Using the hybrid-parameter equivalent for the BJT, the small-signal equivalent circuit is shown on the next page.

Because of the high value of  $R_B$  and the high impedance of the voltmeter compared to  $h_{ie}$ , we have  $i_b \cong 0$ . Thus, the voltmeter reads  $h_{re}V_{ce,rms} = 10^{-4} \times 5/\sqrt{2} = 354 \ \mu V \ rms$ .



Refer to the equivalent circuit shown in the solution to Problem 8.33. Because we assume that  $i_b \approx 0$ , we have  $i_c \approx h_{oe} v_{ce}$  =  $10^{-4} \times 5 sin(2000\pi t) = 50 sin(2000\pi t) \mu A$ . Thus,  $I_{c,rms} = 35.4 \mu A$ .

### Problem 8.34

Refer to Figure P8.32 in the book and the equivalent circuit shown in the solution to Problem 8.32.


The dc base current is  $I_{BQ}=(15-V_{BEQ})/R_B=14.35~\mu A$ . Then we have  $h_{fe}\cong\beta=I_{CQ}/I_{BQ}=(5~mA)/(14.35~\mu A)=348$ . Because of the high value of  $R_B$  and the high voltmeter impedance, the ac base current is negligible. Thus  $i_c\cong h_{oe}v_{ce}$  which implies that  $h_{oe}=I_{c,rms}/V_{ce,rms}=(0.1~mA)/(5/\sqrt{2})=28.3~\mu S$ . Also  $h_{re}\cong V_{be,rms}/V_{ce,rms}=(1~mV)/(5/\sqrt{2})=2.83\times 10^{-4}$ . Finally  $h_{ie}\cong r_{\pi}=\beta V_{T}/I_{CQ}=348(0.026)/0.005=1810~\Omega$ .

## Problem 8.35

Refer to the equivalent circuit on the next page.

$$h_{ie} = r_{x} + \frac{1}{1/r_{\pi} + 1/r_{\mu}}$$

$$= 19 + \frac{1}{1/585 + 1/(1.5 \times 10^{6})} = 604 \Omega$$




If we use the approximation  $h_{ie}=r_{\pi}=585~\Omega$ , the error is 3.1%, which is insignificant in view of the fact that  $\beta$  may vary from unit to unit by a ratio of 3 to 1.

### Problem 8.36

From Equation 8.40, we have

$$h_{oe} = \frac{i_c}{v_{ce}} \bigg|_{i_b=0}$$

Thus,  $h_{\text{oe}}$  is the conductance seen from the collector-emitter terminals with the base open circuited. The equivalent circuit is




Because we have used a 1-V test source

$$h_{oe} = i_{c} = \frac{1}{r_{o}} + g_{m} \frac{r_{\pi}}{r_{\pi} + r_{\mu}}$$

$$= \frac{1}{22.5 \times 10^{3}} + 0.385 \frac{585}{585 + 1.5 \times 10^{6}}$$

$$= 195 \ \mu S$$

(a) The equivalent circuit is:



$$v_{\pi} = i_{b} \frac{1}{(1/r_{\pi}) + j\omega(c_{\pi} + c_{\mu})}$$

Neglecting the current flowing through  $c_{\mu}$ , we have

$$I_c = g_m V_{\pi}$$

Solving, we obtain

$$\frac{\mathbf{I}_{\mathbf{C}}}{\mathbf{I}_{\mathbf{b}}} = \frac{\mathbf{g}_{\mathbf{m}} \mathbf{r}_{\pi}}{1 + \mathbf{j} \omega \mathbf{r}_{\pi} (\mathbf{C}_{\pi} + \mathbf{C}_{\mu})}$$

(b) At the transition frequency ft, we have

$$\left| \frac{\mathbf{I}_{c}}{\mathbf{I}_{b}} \right| = 1 = \frac{\mathbf{g}_{m} \mathbf{r}_{\pi}}{\sqrt{1 + 4\pi^{2} \mathbf{f}_{t}^{2} \mathbf{r}_{\pi}^{2} (\mathbf{c}_{\pi} + \mathbf{c}_{\mu})^{2}}}$$

Solving for f<sub>+</sub>, we obtain

$$f_{t} = \frac{\sqrt{(g_{m}r_{\pi})^{2} - 1}}{2\pi r_{\pi}(C_{\pi} + C_{\mu})}$$

However, rearranging Equation 8.47, we have  $g_{m}^{r}r_{\pi}=\beta$ . Thus, we have

$$f_t = \frac{\sqrt{\beta^2 - 1}}{2\pi r_{\pi}(C_{\pi} + C_{\mu})} \approx \frac{\beta}{2\pi r_{\pi}(C_{\pi} + C_{\mu})}$$

First, we use Equation 8.48 to compute the transconductance.

$$g_{m} = I_{CQ}/V_{T} = 1mA/26mV = 38.5 mS$$
  
 $\beta = h_{fe} = 500$ 

Then using Equation 8.38, we have

$$r_{\pi} = \frac{\beta V_{T}}{I_{CO}} = \frac{500 \times 0.026}{0.001} = 13 \text{ k}\Omega$$

Equation 8.41 yields

$$r_{\mu} \cong \frac{r_{\pi}}{h_{re}} = \frac{13 \times 10^3}{10^{-5}} = 1300 \text{ M}\Omega$$

We can use Equation 8.42 to find a value for  $r_0$ .

$$r_0 \approx 1/h_{oe} = 50 k\Omega$$

$$C_{\mu} = 2 pF$$

$$C_{\pi} \cong \frac{\beta}{2\pi r_{\pi} f_{t}} - C_{\mu} = \frac{500}{2\pi \times 13 \times 10^{3} \times 400 \times 10^{6}} - 2 \text{ pF}$$

$$C_{\pi} \cong 13.3 \text{ pF}$$

$$r_{\chi} C_{\mu} = 20 \times 10^{-12}$$

$$r_{\chi} = 10 \Omega$$

## Problem 8.39

Equations 8.49 through 8.55 are:

$$R'_{L} = R_{L} ||R_{C}||r_{o}$$
  $R_{B} = R_{1} ||R_{2}$   $R'_{s} = r_{\pi} ||[r_{x} + (R_{B} ||R_{s})]$ 

$$A_{vb'} = v_o/v_{\pi} = -g_m R_L'$$
  $C_T = C_{\pi} + C_{\mu} (1 + g_m R_L')$  
$$f_H = \frac{1}{2\pi R_s' C_T}$$

Thus, we see that increasing R<sub>L</sub> increases R'<sub>L</sub>, does not effect R'<sub>S</sub>, increases the gain A<sub>Vb'</sub>, increases C<sub>T</sub>, and ultimately decreases the half-power frequency  $f_H$ .

# Problem 8.40

(a) 
$$I_{BQ} = I_{CQ}/\beta = 100 = 10 \ \mu A$$
  $R_{B} = (V_{CC} - V_{BEQ})/I_{BQ} = 1.43 \ M\Omega$   
 $R_{C} = (V_{CC} - V_{CEQ})/I_{CQ} = 7 \ k\Omega$ 

(b) 
$$r_{\pi} = \beta V_{T}/I_{CQ} = 2600 \Omega$$
  $R'_{L} = R_{L}|R_{C}|r_{o} = 838 \Omega$   $R'_{S} = r_{\pi}||[r_{X} + (R_{B}|R_{S})] = 142 \Omega$   $C_{\pi} \cong \frac{\beta}{2\pi r_{\pi}f_{t}} - C_{\mu} = 7.24 \text{ pF}$   $g_{m} = \beta/r_{\pi} = 38.5 \text{ mS}$   $C_{T} = C_{\pi} + C_{\mu}(1 + g_{m}R'_{L}) = 173 \text{ pF}$   $f_{H} = \frac{1}{2\pi R'_{S}C_{\pi}} = 6.48 \text{ MHz}$ 

In the midband, we have  $R_{in}=R_B||r_\pi=2.6~k\Omega$ ,  $A_V=-\beta R_L'/r_\pi=-32.2$ , and  $A_{VS}=A_VR_{in}/(R_S+R_{in})=-31.0$ .

## Problem 8.41

(a) 
$$I_{BQ} = I_{CQ}/\beta = 1.43 \mu A$$

$$R_{B} = (V_{CC} - V_{BEQ})/I_{BQ} = 10.0 M\Omega$$

$$R_{C} = (V_{CC} - V_{CEQ})/I_{CQ} = 7 k\Omega$$

(b) 
$$r_{\pi} = \beta V_{T}/I_{CQ} = 18.2 \text{ k}\Omega$$
  $r_{o} V_{A}/I_{CQ} = 50 \text{ k}\Omega$ 


$$\begin{split} R_{\rm L}' &= R_{\rm L} || R_{\rm C} || r_{\rm o} = 860 \ \Omega \\ R_{\rm S}' &= r_{\pi} || [r_{\rm X} + (R_{\rm B} || R_{\rm S})] = 149 \ \Omega \\ C_{\pi} &\cong \frac{\beta}{2\pi r_{\pi} f_{\rm t}} - C_{\mu} = 99 \ {\rm pF} \qquad g_{\rm m} = \beta/r_{\pi} = 38.5 \ {\rm mS} \\ C_{\rm T} &= C_{\pi} + C_{\mu} (1 + g_{\rm m} R_{\rm L}') = 201 \ {\rm pF} \\ f_{\rm H} &= \frac{1}{2\pi R_{\rm S}' C_{\pi}} = 5.3 \ {\rm MHz} \end{split}$$

In the midband, we have  $R_{in} = R_B | | r_{\pi} = 18.2 \text{ k}\Omega$ ,  $A_V = -\beta R_L' / r_{\pi} = -33.2$ , and  $A_{VS} = A_V R_{in} / (R_S + R_{in}) = -33.0 = 30.3 \text{ dB}$ .

(c) The simulation is stored in the file named P8\_41 and yields  $A_{\rm VS}$  = 29.4 dB and  $f_{\rm H}$  = 5.9 MHz.

## Problem 8.42

Many correct answers exist. We show an example.



The simulations of the two circuits are stored in the files named P8\_42a and P8\_42b. The resistance values and resulting midband gain in bandwidth are shown on the following page. Notice that the gain-bandwidth product is smaller for the high-impedance version of the circuit.

	$I_{CQ} \cong 1 \text{ mA}$	$I_{CQ} = 10 \mu A$
R <sub>B</sub>	200 kΩ	20 ΜΩ
R <sub>C</sub>	6.8 kΩ	680 kΩ
RE	13 kΩ	1.3 mΩ
Avsmid	-184	-31.0
f <sub>H</sub>	105 kHz	182 kHz

(a) Refer to the small-signal equivalent circuit shown in Figure 8.33 in the book. Replace the capacitances with open circuits. Then we can write voltage equations at nodes b' and c.

$$\frac{v_{\pi}}{r_{\pi}} + \frac{v_{\pi} - v_{\text{in}}}{r_{x}} + \frac{v_{\pi} - v_{\text{o}}}{r_{\mu}} = 0$$
 (1)

$$\frac{v_{o}}{R'_{L}} + g_{m}v_{\pi} + \frac{v_{o} - v_{\pi}}{r_{\mu}} = 0$$
 (2)

Solving Equation (2) for  $v_0$ , substituting into Equation (1), and solving for the gain we eventually get

$$A_{V} = \frac{v_{o}}{v_{in}} = \frac{-1}{r_{x} \left[ \frac{1}{r_{\mu}} + \frac{1/R_{L}' + 1/r_{\mu}}{g_{m} - 1/r_{\mu}} (1/r_{\pi} + 1/r_{x} + 1/r_{\mu}) \right]}$$

- (b) The values of the hybrid parameters are given in Figure 8.31. Evaluating to determine the gain for the circuit of Figure 8.37 with  $R_{\rm EF}$  = 0, we obtain  $A_{\rm V}$  = -93.9.
- (c) For the parameters shown in Figure 8.31 we have  $\beta$  = 225 and  $r_{\pi}$  = 585  $\Omega.$  Equations (4.44) and (4.47) yield


$$R'_{L} = R_{L} | | R_{C} = \frac{1}{1/R_{L} + 1/R_{C}} = 255 \Omega$$

$$A_{V} = \frac{v_{O}}{v_{in}} = -\frac{\beta R'_{L}}{r_{\pi} + (\beta + 1)R_{E1}} = \frac{225(255)}{585 + (226) \times 0} = -98.1$$

Considering that  $\beta$  may vary by a ratio of 3 to 1 from unit to unit and resistance tolerances, the difference between the two values for  $A_{_{\rm V}}$  are not significant.

## Problem 8.44

The circuit diagram is:




We have assumed that  $I_{CQ} \cong I_{EQ}$  and that  $V_{BEQ} \cong 0.7 \text{ V}$ . The simulation is stored in the file named P8\_44. A parametric sweep is used to vary IEQ\_val over the desired values and an ac sweep analysis is carried out for each bias current. Then we plot the current gain in dB and determine the frequency at which the current gain crosses 0 db.

I <sub>CQ</sub>	ft for 2N2222A	ft for 2N5210
100 μA 1 mA	1.6 MHz 15 MHz 110 MHz 290 MHz	3.1 MHz 27 MHz 150 MHz 300 MHz

Results will vary depending on the models used for the transistors and on how precisely the bias points are established.

The simulation is stored in the file named P8 45. Plots of voltage gain magnitude versus frequency are shown below.



An inductance of 25  $\mu H$  produces only a very slight peak and a 3-dB bandwidth of 4.2 MHz compared with a bandwidth of 2.7 MHz for zero inductance.

### Problem 8.46

The common-base amplifier tends to have the lowest input resistance. The common-emitter and cascode amplifiers are inverting. To minimize feedback capacitance, we usually want to apply the input to the first transistor and take the output from the second transistor in an emitter-coupled pair, in which case this amplifier is noninverting. The common-base amplifier and emitter follower are noninverting. The frequency response of the common-emitter amplifier is limited to the greatest degree by the Miller effect.

### Problem 8.47


Usually, a common-base amplifier is unsuitable with a source with a high internal impedance because the input impedance of the

common-base amplifier tends to be low and loading effects would be extreme.

Problem 8.48

See Figure 8.40 in the book.

#### Problem 8.49




Many correct choices exist for component values. We used 1  $\mu F$  for each of the coupling capacitors, because the low-frequency region is not of interest in this problem. The following table gives choices of component values and results of the PSpice simulations for both Q points.

I <sub>CQ</sub>	R <sub>E</sub>	R <sub>C</sub>	Avsmid	f <sub>H</sub>
1 mA	15 kΩ	5.6 kΩ		3.9 MHz
10 μA	1.5 MΩ	560 kΩ		248 kHz

The simulations are stored in P8\_49a and P8\_49b. The model for the 2N2222A is stored in the Device.lib file. Results will vary depending on the model used.

### Problem 8.50


The circuit diagram is shown on the next page. Many correct choices exist for component values. We used 1  $\mu F$  for each of the coupling capacitors and 100  $\mu F$  for the bypass capacitor because the low-frequency region is not of interest in this problem. The table gives choices of component values and results of the PSpice simulations for both Q points.



ICQ	R <sub>1</sub>	R <sub>2</sub>	R <sub>EB</sub>	R <sub>C</sub>	Avsmid	f <sub>H</sub>
1 mA	51 kΩ	100 kΩ	4.3 kΩ	5.6 kΩ	-157	2.2 MHz
10 μA	5.1 MΩ	10 MΩ	430 kΩ	560 kΩ	-31	240 kHz

The simulations are stored in P8\_50a and P8\_50b. The model for the 2N2222A is stored in the Device.lib file. Results will vary depending on the model used.

## Problem 8.51




Many correct choices exist for component values. We used  $C_1 = C_2 = 1~\mu F$  and  $C_E = 100~\mu F$  because the low-frequency region is not of interest in this problem. The following table gives choices of component values and results of the PSpice simulations for both Q points.

ICQ	RB	R <sub>E1</sub> , R <sub>E2</sub>	R <sub>C</sub>	Avsmid	fH
1 mA 10 μA	150 kΩ 15 MΩ	15 kΩ 1.5 MΩ			2.4 MHz 250 kHz

The simulations are stored in P8\_51a and P8\_51b. The model for the 2N2222A is stored in the Device.lib file. Results will vary depending on the model used.


### Problem 8.52

Here is one design that meets the requirements:




The simulation, which is stored in the file named P8\_52, yields  $A_{\rm vsmid}$  = 2.1 and  $f_{\rm H}$  = 110 MHz.

The simulation, which is stored in the file named P8\_53, yields  $A_{\rm VSmid}$  = 9.2 and  $f_{\rm H}$  = 65 MHz.



### Problem 8.54



The simulation, which is stored in the file named P8\_54, yields  $A_{\rm VSmid}$  = 4.4 and  $f_{\rm H}$  = 93 MHz.

In the midband, the input current to the amplifier is  $i_{in} = v_s/(R_s + R_i)$  in which  $R_s$  is the internal source resistance (500  $\Omega$ ) and  $R_i$  is the input resistance of the amplifier. The output current is  $i_0 = v_o/R_L$ . Thus the current gain is required to be


$$A_i = i_0/i_{in} = A_v(R_s + R_i)/R_L$$
  
= 10(500 + R<sub>i</sub>)/500 = 10 + R<sub>i</sub>/50

Thus the most suitable configurations are those that can achieve current and voltage gains that are both large compared to unity. Furthermore, to achieve wide bandwidth, configurations that minimize feedback capacitance are more suitable than those configurations that have substantial feedback capacitance.

- (a) The common-base stage has a very low input impedance (tens of ohms for bias currents on the order of one mA). Furthermore, its current gain is less than unity. Thus, a common-base stage will have difficulty meeting the desired specifications.
- (b) The common-emitter amplifier is suitable from the standpoint of the gains required, because it can achieve high voltage and current gains (compared to unity). However, its bandwidth is adversely affected by the Miller effect.
- (c) The differential amplifier is suitable, because it can achieve high voltage and current gains (compared to unity). Furthermore this configuration minimizes feedback capacitance.
- (d) The cascode amplifier is suitable because it can achieve high voltage and current gains (compared to unity). Furthermore this configuration minimizes feedback capacitance.
- (e) The emitter follower is not suitable because its voltage gain is less than unity.
- (f) An emitter follower cascaded with a common-emitter amplifier is a good choice because it can achieve large current and voltage gain and has very small feedback capacitance.

### Problem 8.56

The high-frequency equivalent circuit is shown on the next page.




Equation 5.48 in the book gives the midband voltage gain as

$$\mathbf{A_{v}} = \frac{\mathbf{v_{o}}}{\mathbf{v_{in}}} = \frac{\mathbf{g_{m}R_{L}'}}{1 + \mathbf{g_{m}R_{L}'}} \quad \text{where } \mathbf{R_{L}'} = \mathbf{r_{d}||\mathbf{R_{S}}||\mathbf{R_{L}}}$$

However  $A_{vs} = A_{v}R_{G}/(R_{sig} + R_{G})$ .

Using the Miller effect and replacing  $v_{sig}$ ,  $R_{sig}$ , and  $R_{G}$  with a Thévenin equivalent, we obtain the following equivalent input circuit.



This is a first-order lowpass filter having

$$f_{H} = \frac{1}{2\pi R'_{sig}[C_{gd} + C_{gs}(1 - A_{v})]}$$

Evaluating for the parameters given in the problem we obtain

$$R'_{L}$$
 = 1333  $\Omega$   $R'_{sig}$  = 4.98  $k\Omega$   $A_{v} \cong A_{vs} \cong 0.87$   $f_{H}$  = 56.5 MHz

# Problem 8.57

This problem is similar to Example 8.10.

$$\begin{split} &\mathbf{I}_{\text{CQ}} \cong \mathbf{I}_{\text{EQ}} = 1 \text{ mA} \qquad \mathbf{r}_{\pi} = \beta \mathbf{V}_{\text{T}}/\mathbf{I}_{\text{CQ}} = 150(0.026)/10^{-3} = 3900 \ \Omega \\ &\mathbf{f}_{\text{t}} \cong \frac{\beta}{2\pi \mathbf{r}_{\pi}(\mathbf{C}_{\mu} + \mathbf{C}_{\pi})} \quad \Rightarrow \quad \mathbf{C}_{\pi} = 7.2 \text{ pF} \\ &\mathbf{R}_{\text{L}}' = \mathbf{r}_{\text{o}} | |\mathbf{R}_{\text{L}} = 990 \ \Omega \qquad \qquad \mathbf{A}_{\text{V}} = \frac{(\beta + 1) \ \mathbf{R}_{\text{L}}'}{\mathbf{r}_{\pi} + (\beta + 1) \ \mathbf{R}_{\text{L}}'} = 0.975 \\ &\mathbf{R}_{\text{in}} = \mathbf{R}_{\text{B}} | |[\mathbf{r}_{\pi} + (\beta + 1) \mathbf{R}_{\text{L}}'] = 60.5 \ \mathbf{k}\Omega \\ &\mathbf{A}_{\text{VS}} = \frac{\mathbf{V}_{\text{O}}}{\mathbf{V}_{\text{S}}} = \mathbf{A}_{\text{V}} \frac{\mathbf{R}_{\text{in}}}{\mathbf{R}_{\text{S}} + \mathbf{R}_{\text{in}}} = 0.367 \\ &\mathbf{g}_{\text{m}} = \mathbf{I}_{\text{CQ}}/\mathbf{V}_{\text{T}} = 38.5 \ \mathbf{mS} \qquad \mathbf{C}_{\text{T}} = \mathbf{C}_{\mu} + \frac{\mathbf{C}_{\pi}}{1 + \mathbf{g}_{\text{m}}\mathbf{R}_{\text{L}}'} = 5.18 \ \mathbf{pF} \\ &\mathbf{R}_{\text{T}} = [\mathbf{r}_{\text{X}} + (\mathbf{R}_{\text{S}}||\mathbf{R}_{\text{B}})] ||[\mathbf{r}_{\pi}(1 + \mathbf{g}_{\text{m}}\mathbf{R}_{\text{L}}')] = 37.7 \ \mathbf{k}\Omega \\ &\mathbf{f}_{\text{H}} = \frac{1}{2\pi \mathbf{R}_{\text{T}}\mathbf{C}_{\text{T}}} = 815 \ \mathbf{kHz} \qquad \text{This the upper half-power} \end{split}$$

frequency for  $A_{VS}$ . For  $A_{V}$  we assume  $R_{S} = 0$  and recompute  $R_{T}$  and  $f_{H}$ . The upper half-power frequency for  $A_{V}$  is  $f_{H} = 1.02$  GHz.

## Problem 8.58

See the circuit diagram on the next page. Many correct choices exist for component values. We used 1  $\mu F$  for each of the coupling capacitors because the low-frequency region is not of interest in this problem. The following table gives choices of component values and results of the PSpice simulations for both Q points.

I <sub>CQ</sub>	RE	RB	Avsmid	fH
1 mA	13 kΩ	150 kΩ	+0.435	455 kHz
10 μA	1.3 MΩ	13 MΩ	+0.22	69 kHz

The simulations are stored in P8\_58a and P8\_58b. The model for the 2N2222A is stored in the Device.lib file. Results will vary depending on the model used.

We elected to cascade three stages. First an emitterfollower to provide high input impedance and low source impedance
for the second stage. The second stage is a common-emitter with
a partially unbypassed emitter resistor to provide the desired
voltage gain. The final stage is an emitter follower providing
the low output impedance needed to drive the load capacitance at
high frequencies. To reduce the number of components required we
use direct coupling. The circuit is:

Simulations (stored in the file named P8\_59) show that this circuit meets the desired specifications.

Coupling capacitors are used to isolate the dc bias points of cascaded stages, prevent dc components in the signal source from affecting the bias point of the first stage, and to prevent dc from being applied to the load.

Bypass capacitors are used to ground points in a circuit for ac signals but not for dc signals.

Coupling and bypass capacitors are common in discrete circuits but usually are not practical in integrated circuits.

### Problem 8.61

The break frequency for each capacitor is  $f_{\rm break} = 1/(2\pi RC)$  where R is the total equivalent resistance in series with the capacitor.

### Problem 8.62

Each coupling capacitor in an RC-coupled amplifier contributes a 20 dB/decade decline in gain at low frequencies.

### Problem 8.63

- 1. Eliminate any capacitors that are not essential.
- 2. Determine the resistance in series with each coupling capacitor and the resistance seen by each bypass capacitor. Treat all of the other capacitors as short circuits in determining the resistances. The break frequencies, capacitances values and resistances are related by  $f_{\rm break}=1/(2\pi RC)$  where R is the resistance in series with the capacitance. If practical, redesign the circuit to increase the resistances so smaller capacitances can be used.
- 3. Decide how to budget the desired lower half-power frequency between the various break frequencies using the approximation that the lower half-power frequency equals the sum of the break frequencies.
- 4. Use the resistances found in Step 2 and the break frequencies selected in Step 3 to compute capacitance values.
- 5. Select standard capacitance values sufficiently large to allow for component tolerances.

Assuming that the other capacitors are short circuits the resistance in series with  $C_1$  is  $R_s + R_{in}$  in which  $R_{in} = r_{\pi} || R_B$  is the midband input resistance of the amplifier. In Example 8.8 we found that  $R_{in} = 553 \ \Omega$ . Thus we have:

$$f_{B1} = 1/[2\pi C_1(R_s + R_{in})] = 264 \text{ Hz}$$

The output resistance of the amplifier is

$$R_O = r_O ||R_C = (22.5 \text{ k}\Omega)||(510 \Omega) = 499 \Omega$$
  
 $f_{B2} = 1/[2\pi C_2(R_O + R_L)] = 160 \text{ Hz}$ 

The midband resistance seen by the bypass capacitor is

$$R'_{E} = R_{E2} | \left[ \frac{r_{\pi} + R_{B} | | R_{S}}{(\beta + 1)} \right] = 1300 | \left[ \frac{585 + 10^{4} | | 50}{(225 + 1)} \right] \approx 2.8 \Omega$$

$$f_E = 1/(2\pi C_E R_E') = 567 \text{ Hz}$$

Now we estimate the lower half-power frequency as

$$f_L = f_1 + f_2 + f_E = 991 \text{ Hz}$$

The file for simulating this circuit is P8\_64. The results of the simulation yield  $f_{\rm L}$  = 848 Hz. This is good agreement given the uncertainty about transistor parameters such as  $\beta$ .

# Problem 8.65

Assuming that the other capacitors act as short circuits, the resistance in series with  $C_1$  is

$$R_s + r_{\pi 1} | |R_1| |R_2| = 50 + 585 | |(6.8 k\Omega)| | (10 k\Omega)| = 561 \Omega$$

Then for a break frequency of 10 Hz we have

$$C_1 = 1/(2\pi f_1 561) = 1/(2\pi 10 \times 561) = 28.4 \mu F$$

Similarly,

$$C_2 = 1/[2\pi f_2(R_C + R_L)] = 1/(2\pi 10 \times 1020) = 15.6 \mu F$$

Looking back from  $\mathbf{C_E},~\mathbf{Q_1}$  acts as an emitter follower. The resistance seen by  $\mathbf{C_E}$  is

$$R'_{E} = R_{E} \left[ \frac{r_{\pi} + R_{1} | R_{2} | R_{s}}{(\beta + 1)} \right] = 2.79 \Omega$$

$$C_{E} = 1/(2\pi f_{3}R_{E}') = 5700 \mu F$$

We estimate the lower half-power frequency as  $f_L = f_1 + f_2 + f_3 = 30$  Hz. The simulation file is P8\_65. The simulation gives  $f_L = 23.6$  Hz. Actually, the assumption that  $f_L = f_1 + f_2 + f_3$  is an approximation that gives a value higher than the true value. Thus, the capacitances computed using this assumption are too high. However, considering component tolerances, the approximate results are sufficiently accurate.

# Problem 8.66

First, we consider the break frequency due to  $C_1$ , assuming that the other capacitances are short circuits. We need to find the resistance in series with  $C_1$ . We have  $r_{\pi 1} = r_{\pi 2} = \beta V_T/I_{CQ} = 585~\Omega$ . The resistance seen looking into the emitter of  $Q_2$  is  $r_{e2} = r_{\pi 2}/(\beta_2 + 1) = 2.59~\Omega$ . This resistance in parallel with  $R_{E1}$  and  $R_{E2}$  acts as an unbypassed emitter resistance for  $Q_1$ . Thus, the input resistance of the amplifier is

$$R_{in} = R_B ||r_{\pi 1}| + (\beta + 1) (R_{E1} ||R_{E2}| ||r_{e2}|) = 1168 \Omega$$
  
 $C_1 = 1/(2\pi f_1 1168) = 1/(2\pi 10 \times 1168) = 13.6 \mu F$ 

The resistance in series with C  $_2$  is  $R_{\hbox{\scriptsize C}}$  +  $R_{\hbox{\scriptsize L}}$  = 1020  $\Omega.$  Thus we have

$$C_2 = 1/(2\pi f_2 1168) = 1/(2\pi 10 \times 1020) = 15.6 \mu F$$

The resistance in series with  $C_E$  is the sum of the resistances seen looking to the right and to the left from the respective terminals of  $C_E$ . Looking to the right, the resistance is  $R_{E2} || r_{e2} = 1300 || 2.59 = 2.58 \ \Omega$ . Looking to the left,  $Q_1$  has the configuration of an emitter follower and its output resistance is  $R_{E2} || [(r_{\pi} + R_{S} || R_{B})/(\beta + 1)] = 2.80 \ \Omega$ . Thus the total resistance in series with  $C_E$  is  $2.58 + 2.80 = 5.38 \ \Omega$ . The required capacitance is

$$C_E = 1/(2\pi f_3 5.38) = 1/(2\pi 10 \times 5.38) = 2960 \mu F$$

We estimate the lower half-power frequency as  $f_L = f_1 + f_2 + f_3 = 30$  Hz. The simulation file is P8\_66. The simulation gives  $f_L = 25$  Hz. Actually, the assumption that  $f_L = f_1 + f_2 + f_3$  is an approximation that gives a result higher than the true value. Thus, the capacitances computed using this assumption are too high. However, considering component tolerances, the approximate results are sufficiently accurate.

# Problem 8.67

In Example 8.10, we established that  $r_\pi$  = 585  $\Omega$  and  $\beta$  = 225. The midband input impedance of the emitter follower is given by Equations (4.59) and (4.60).

$$R'_{L} = R_{E} | | R_{L} = 48.15 \Omega$$

$$Z_{it} = \frac{v_{in}}{i_b} = r_{\pi} + (1 + \beta)R'_{L} = 11.47 \text{ k}\Omega$$

$$Z_{i} = \frac{1}{1/R_{B} + 1/Z_{it}} = 5.342 \text{ k}\Omega$$

The resistance in series with  $C_1$  is  $R_{\rm series1} = R_{\rm s} + Z_{\rm i} = 5.852~{\rm k}\Omega$ . Thus the break frequency associated with  $C_1$  is

$$f_1 = 1/(2\pi C_1 R_{series1}) = 27.2 Hz$$

The output resistance is given by Equations (4.63) and (4.65) with  $R_{\rm B} = R_1 || R_2$ .

$$R'_{S} = R_{S} | |R_{B} = 485 \Omega$$

$$R_{O} = \frac{v_{X}}{i_{X}} = \frac{1}{\frac{1+\beta}{R'_{S} + r_{\pi}} + \frac{1}{R_{E}}} = 4.72 \Omega$$

The resistance in series with  $C_2$  is  $R_{\rm series2}$  =  $R_{\rm o}$  +  $R_{\rm L}$  = 54.7  $\Omega$ . Thus the break frequency associated with  $C_2$  is

$$f_2 = 1/(2\pi C_2 R_{series2}) = 29.0 Hz$$

We estimate the lower half-power frequency as  $f_L = f_1 + f_2 = 56.2$  Hz. The simulation file is P8\_67. The simulation gives  $f_L = 49$  Hz. Actually, the assumption that  $f_L = f_1 + f_2$  is an approximation that gives a result higher than the true value. Thus, capacitances computed using this assumption are too high. However, considering component tolerances, the approximate results are sufficiently accurate.

Chapter 9

### Exercise 9.1

$$A_{f} = \frac{x_{o}}{x_{s}} = \frac{A}{1 + A\beta} = \frac{10^{5}}{1 + 10^{5} \times 0.01} = 99.9$$

$$x_{o} = A_{f}x_{s} = 499.5\sin(2000\pi t)$$

$$x_{f} = \beta x_{o} = 4.995 \sin(2000\pi t)$$

$$x_{i} = x_{v} - x_{f} = 0.005\sin(2000\pi t)$$

### Exercise 9.2

Equation 9.2 states

$$\frac{dA_f}{A_f} = \frac{dA}{A} \frac{1}{(1 + A\beta)}$$

- (a) We have  $\left|\frac{dA}{A}\right| \cong \left|\frac{\Delta A}{A}\right| = 0.1$  (i.e., the tolerance for A is  $\pm 10\%$ ) and we want  $|\Delta A_f/A_f| < 0.01$  (i.e.,  $\pm 1\%$  tolerance). Thus we need  $0.01 = 0.1/(1 + A\beta_{\min})$ , which implies that  $1 + A\beta_{\min} = 10$  and the maximum closed loop gain is  $A_{\max} = A/(1 + A\beta_{\min}) = 10^5/10 = 10^4$ .
- (b) Similarly we determine that a 0.1% tolerance for  $A_f$  requires  $A_{fmax} = 10^3$ .

## Exercise 9.3

See Figure 9.6 on page 562 in the book.

#### Exercise 9.4

Recall that  $A_f\cong 1/\beta$ . Therefore change the values of  $R_1$  and/or  $R_2$  so that  $\beta=R_2/(R_1+R_2)=1/20$ . One possible combination of values is  $R_1=19~\mathrm{k}\Omega$  and  $R_2=1~\mathrm{k}\Omega$ .

### Exercise 9.5

Here the feedback ratio is  $R_2/(R_1+R_2)=10^{-3}$  and we have A $\beta$   $\cong$  1. The SPICE simulation (which is stored in the file named Exer9\_5) shows that the output waveform is distorted. For negative feedback to be effective in reducing distortion, we must have A $\beta$  >> 1.

#### Exercise 9.6

- (a) SNR =  $20\log(V_s/V_{noise})$  = 20  $\log(10/0.1)$  = 40 dB
- (b) Equation 9.17 shows that the SNR is improved by the factor  $A_2^2$ . Since we want to improve the SNR by a factor of 100 (equivalent to 20 dB) we require  $A_2 = 10$ .

### Exercise 9.7

Refer to Figure 9.16 in the book. We can write:

$$i_s = i_i + i_f = v_s/R_i + \beta x_o$$
  $x_o = Ai_i = Av_s/R_i$   
 $i_s = v_s/R_i + A\beta v_s/R_i$   $R_{if} = v_s/i_s = R_i/(1 + A\beta)$ 


### Exercise 9.8

Refer to Figure 9.18 in the book.

$$i_{\text{test}} = v_{\text{test}}/R_{\text{o}} - A_{\text{sc}}x_{\text{in}}$$
  $x_{\text{in}} = \beta i_{\text{test}}$   
 $i_{\text{test}} = v_{\text{test}}/R_{\text{o}} - A_{\text{sc}}\beta i_{\text{test}}$   
 $R_{\text{of}} = v_{\text{test}}/i_{\text{test}} = R_{\text{o}}(1 + A_{\text{sc}}\beta)$ 


#### Exercise 9.9

(a) Answers: Negative series voltage feedback,  $\beta$  = 1, ideal voltage amplifier,  $A_{\rm vf}$  = 1,  $R_{\rm if}$  =  $\infty$ , and  $R_{\rm of}$  = 0.




Notice that if we replace  $R_L$  with a short circuit, we have no feedback, therefore we have voltage feedback. The feedback connection is to the inverting input terminal (and the feedback network is noninverting) therefore the feedback is negative. We have  $v_f = v_o$  so  $\beta = 1$ . We have series feedback because  $v_s$ ,  $v_i$  and  $v_o$  are in series. Negative series voltage feedback tends to produce an ideal voltage amplifier with  $R_{if} = \omega$ ,  $R_{of} = 0$  and  $A_{vf} = 1/\beta = 1$ .

(b) Answers: Negative parallel current feedback,  $\beta$  = 1, ideal current amplifier,  $A_{if}$  = 1,  $R_{if}$  = 0,  $R_{of}$  =  $\infty$ .




Notice that if  $R_L$  is open circuited, the feedback path is broken. Therefore, we have current feedback. Because the feedback path is connected to the inverting input terminal the feedback is negative. Notice that  $i_1=i_5-i_0$  so we have  $\beta=1.$  The feedback network, output terminals, the source, and the amplifier input terminals are in parallel. Negative parallel current feedback tends to produce an ideal current amplifier with  $R_{\rm if}=0$ ,  $R_{\rm of}=\infty$ , and  $A_{\rm if}=1/\beta=1.$ 

(c) Answers: Negative parallel voltage feedback,  $\beta=-1/3R$ , ideal transresistance amplifier,  $R_{\rm mf}=-3R$ ,  $R_{\rm if}=0$ , and  $R_{\rm of}=0$ .




Notice that if we replace  $R_L$  with a short circuit, we have no feedback, therefore we have voltage feedback. The feedback connection is to the inverting input terminal (and the feedback network is noninverting) therefore the feedback is negative. Because the feedback output is in parallel with the amplifier input terminals and with the source, we have parallel feedback. In finding  $\beta$ , assume  $v_i = 0$ . Then  $i_1 = v_o/(3R/2)$  and  $i_f = -(1/2)i_1 = -v_o/(3R)$ . Therefore  $\beta = -1/3R$ . Negative parallel voltage feedback tends to produce an ideal transresistance amplifier with  $R_{if} = 0$ ,  $R_{of} = 0$ , and  $R_{mf} = 1/\beta = -3R$ .

(d) Answers: Negative series current feedback,  $\beta=R/2$ , ideal transconductance amplifier,  $G_{mf}=2/R$ ,  $R_{if}=\omega$ , and  $R_{of}=\omega$ .



Because the output of the feedback network is in series with the amplifier input terminals and because the feedback becomes zero for an open circuit load, we have series current feedback. Because the feedback connection is to the inverting input terminal, the feedback is negative. Assuming  $i_1 = 0$ , we have  $v_f = i_0(R/2)$ , thus  $\beta = R/2$ . Negative series current feedback tends to produce an ideal transconductance amplifier with  $R_{if} = \infty$ ,  $R_{of} = \infty$ , and  $G_{mf} = 1/\beta = 2/R$ .


(e) Answers: Negative series voltage feedback,  $\beta$  = 1/12, ideal voltage amplifier,  $A_{\rm vf}$  = 12,  $R_{\rm if}$  =  $\infty$ , and  $R_{\rm of}$  = 0.



Because the output of the feedback network is in series with the amplifier input terminals and because the feedback becomes zero for a short-circuit load, we have series voltage feedback. Because the feedback connection is to the inverting input terminal, the feedback is negative. Assuming  $i_1 = 0$ , we have  $v_f = v_o/12$ , thus  $\beta = 1/12$ . Negative series voltage feedback tends to produce an ideal voltage amplifier with  $R_{if} = \infty$ ,  $R_{of} = 0$ , and  $R_{vf} = 1/\beta = 12$ .

# Exercise 9.10

To obtain a nearly ideal voltage amplifier, use negative series voltage feedback. Because  $A_{\rm vf} \cong 1/\beta$ , we need to design for  $\beta=1/5$ . A suitable circuit configuration is shown in Figure 9.19a on page 578. We choose  $R_1$  and  $R_2$  so that  $R_2 << R_1$ ,  $R_1 + R_2 >> R_0$  and  $\beta=R_2/(R_1+R_2)=1/5$ . Suitable choices are  $R_1=2$  k $\Omega$  and  $R_2=500$   $\Omega$ . The equivalent circuit is:



We setup a transfer function analysis with Vs as the input source and Out as the output terminal. After running the simulation we find the following in the output file:

 $V(Out)/V_Vs = 4.998E+00$ 


INPUT RESISTANCE AT V\_Vs = 2.460E+07

OUTPUT RESISTANCE AT V(Out) = 1.899E-02

Actually the input resistance reported by PSpice is  $\rm R_s + R_{if}$  but  $\rm R_s$  is negligible compared to  $\rm R_{if}$ . Also the output resistance reported by PSpice is  $\rm R_L$  in parallel with  $\rm R_{of}$  but this is not significant because  $\rm R_{of}$  <<  $\rm R_L$ .

# Exercise 9.11

Use the configuration of Figure 9.19d with  $R_2=4R_1$ . To avoid excessive loading, we want to select values so that  $R_2>>R_1$  and so that  $R_1<< R_0+R_1$ . It is not possible to meet all of these objectives, and we must compromise. One reasonable choice is  $R_2=10~\mathrm{k}\Omega$  and  $R_1=2.5~\mathrm{k}\Omega$ . For this choice, the SPICE simulation shows that  $A_{if}=-5.00$ ,  $R_{if}=0.767~\Omega$ , and  $R_{of}=2.54~\mathrm{M}\Omega$ . The circuit configuration is:



We ran an operating point analysis and displayed the currents and voltages on the circuit diagram in Schematics some

of which are shown above. (The simulation is stored in the file named Exer9\_11a.) Then we computed the current gain and input impedance.


$$A_{if} = I_{L}/I_{s} = -4.996/0.999 = -5.00$$
  
 $R_{if} = V_{i}/I_{s} = 0.766 \Omega$ 

To determine the output resistance we set  $V_S=0$  and replaced  $R_L$  with a test source. The simulation is stored in the file named Exer9\_11b. The results of the operating point analysis were then used to compute the output resistance as  $R_{\rm of}=2.54~{\rm M}\Omega$ 

# Exercise 9.12

To attain a nearly ideal transconductance amplifier, we use negative series current feedback as shown in Figure 9.19b in the book. We require  $\beta = R_f = 1/G_{mf} = 100~\Omega$ . The circuit configuration is shown below. We ran an operating point analysis, displayed the voltages and currents on the circuit diagram, and calculated the gain and input impedance.


$$G_{mf} = I_L/V_i = 0.01 S$$
  $R_{if} = I_s/V_{in} = 37.5 M\Omega$ 



Next we set  $V_S$  = 0, replaced  $R_L$  by a 1-V test source, ran an operating-point analysis, and used the results to compute  $R_{\rm of}$  = 1.35 M $\Omega$ . The simulation files are Exer9\_12a and Exer9\_12b.

# Exercise 9.13

To attain a nearly ideal transresistance amplifier, we use negative series current feedback as shown in Figure 9.19c in the book. We require  $\beta = -1/R_{\rm f} = 1/R_{\rm mf}$ . Thus we need  $R_{\rm f} = R_{\rm mf} = 15$  k $\Omega$ . The circuit configuration is shown below.



We ran an operating-point analysis, displayed the voltages and currents on the circuit diagram, and calculated the gain and input impedance.

$$R_{mf} = V_{o}/I_{s} = 14.99 \text{ k}\Omega$$
  $R_{if} = V_{i}/I_{s} = 1.20 \Omega$ 

Next we set  $\rm V_S=0$ , replaced  $\rm R_L$  by a 1-V test source, ran an operating-point analysis, and used the results to compute  $\rm R_{of}=0.0583~\Omega$ . The simulation files are Exer9\_13a and Exer9\_13b.

#### Exercise 9.14

Refer to the circuit diagrams shown in the book.


(a) The circuit is a voltage divider.


$$\frac{V_o}{V_{in}}(s) = \frac{1/sC}{sL + R + 1/sC} = \frac{1/LC}{s^2 + s(R/L) + 1/LC} = \frac{101}{s^2 + 2s + 101}$$

The poles are the roots of the denominator polynomial which are  $s_p = -1 \pm j10$ . There are no finite zeros. The transient response contains damped sinusoids of the form

$$exp(-t)[Acos(10t) + Bsin(10t)]$$

Using the rubber-sheet analogy we expect the transfer function sketched below.





A transient analysis of the circuit for a short input pulse (that approximates an impulse) and an ac sweep to plot the transfer function versus frequency is stored in the file named Exer9\_14. The simulation results confirm our predictions about the circuit response.


(b) The circuit is a voltage divider.


$$\frac{V_o}{V_{in}}(s) = \frac{1/sC}{sL + R + 1/sC} = \frac{1/LC}{s^2 + s(R/L) + 1/LC} = \frac{10}{s^2 + 7s + 10}$$

The poles are the roots of the denominator polynomial which are  $s_{p1} = -2$  and  $s_{p2} = -5$ . There are no finite zeros. The transient response contains exponentials:

$$Aexp(-2t) + Bexp(-7t)$$

Using the rubber-sheet analogy we expect the transfer function sketched below.





A transient analysis of the circuit for a short input pulse (that approximates an impulse) and an ac sweep to plot the transfer function versus frequency is stored in the file named Exer9 14b. The simulation results confirm our predictions about the circuit response.


(c) The circuit is a voltage divider.


$$\frac{V_{o}}{V_{in}}(s) = \frac{R}{sL + R + 1/sC} = \frac{s(R/L)}{s^{2} + s(R/L) + 1/LC} = \frac{2s}{s^{2} + 2s + 101}$$

The poles are the roots of the denominator polynomial which are  $s_p = -1 \pm j10$  There is a zero at s=0. The transient response contains damped sinusoids of the form

$$exp(-t)[Acos(10t) + Bsin(10t)]$$

Using the rubber-sheet analogy we expect the transfer function sketched below.





A transient analysis of the circuit for a short input pulse (that approximates an impulse) and an ac sweep to plot the transfer function versus frequency is stored in the file named Exer9 14c. The simulation results confirm our predictions about the circuit response.

#### Exercise 9.15

See Figure 9.37 in the book for the frequency response sketches. The transient responses are of the form:

(a) Aexp(-10t); (b) Aexp(-t/10)cos(10t) + Bexp(-t/10)sin(10t);

(c) Aexp(-10t).


#### Exercise 9.16

The open-loop gain of the amplifier is

$$A(s) = \frac{V_o(s)}{V_i(s)} = \frac{1/sC_p}{R_p + 1/sC_p} \times 10^5 = \frac{10^5}{sR_pC_p + 1}$$

This is of the same form as Equation (9.42) with  $A_0 = 10^5$  and  $f_b = 1/(2\pi R_p C_p) = 20$  Hz.

- (a) The pole for A(s) is located at  $s_p = -1/R_pC_p = -125.6$  rad/s.
- (b) The gain magnitude is 100 dB up to the corner frequency of 20 Hz. Then it falls off at 20 dB per decade.



(c) The gain--bandwidth product is  $A_0f_b = 2$  MHz.

# Exercise 9.17

(a) Refer to the circuit shown in Figure 9.40b. Because  $R_2 >> R_0$  and  $R_1 >> R_1$  we can neglect loading effects. This circuit has negative series voltage feedback. The feedback ratio is  $\beta = R_2/(R_1 + R_2) = 0.01$ . Using Equation (9.44), we have  $A_{0f} = A_0/(1 + A_0\beta) = 10^5/(1 + 1000) = 99.9 \cong 100$ .

- (b) From Exercise 9.16 we have a gain-bandwidth product of 2 MHz. Thus we expect a closed-loop bandwidth of  $f_{\rm bf}$  = (2 ×  $10^6$ )/100 = 20 kHz.
- (c) The results of the simulation are in good agreement the answers of parts a and b. The simulation is stored in the file Exer9\_17.
- (d) At f = 1 Hz,  $Z_{in} = 10^9 \angle -3^\circ$  which is approximately a 1 G $\Omega$  resistance. At f = 1 kHz,  $Z_{in} = 20 \times 10^6 \angle -86^\circ$  which is approximately the same impedance as an 8 pF capacitor.
- (e) The bandwidth is approximately  $f_{\rm bf}=780~{\rm Hz}$ . It is less than in part c because the low values for  $R_1$  and  $R_2$  load the output of the amplifier reducing the effective gain magnitude by a factor of approximately 26.

# Exercise 9.18

Equation 9.50 states

 $s = -\frac{1}{2}(2\pi f_1 + 2\pi f_2) \pm \frac{1}{2}\sqrt{(2\pi f_1 + 2\pi f_2)^2 - 16\pi^2 f_1 f_2(1 + A_0\beta)}$  The amplifier has  $f_1 = f_2 = 100$  kHz  $A_0 = 10^4$  and  $\beta = 0.1$ . Substituting these values we obtain


$$s = 2\pi 10^5 (-1 \pm j \sqrt{1000})$$

The natural frequency is  $\omega_n = 2\pi 10^5 \sqrt{1001}$  which corresponds to a period of 0.316  $\mu s$ . This compares very well with the interval between peaks of the ringing in Figure 9.43 in the book.

# Exercise 9.19

A pair of poles  $s_p = -\sigma \pm j\omega$ , has a natural frequency of  $\omega_n$   $= \sqrt{\sigma^2 + \omega^2} \text{ and a damping ratio } \delta = \frac{\sigma}{\omega_n}. \text{ [These are Equations]}$ 

(9.36) and (9.37) on page 594 in the book.] The poles are shown in the complex plane on the next page. Notice that  $\delta = \cos(\theta)$ . Thus for  $\delta = 0.707$  we have  $\theta = 45^{\circ}$  and  $\sigma = \omega$ .




For a two-pole amplifier with feedback, Equation 9.50 states


$$s = -\frac{1}{2}(2\pi f_1 + 2\pi f_2) \pm \frac{1}{2}\sqrt{(2\pi f_1 + 2\pi f_2)^2 - 16\pi^2 f_1 f_2(1 + A_0\beta)}$$
Thus we have 
$$\sigma = \frac{1}{2}(2\pi f_1 + 2\pi f_2)$$
and 
$$j\omega = \frac{1}{2}\sqrt{(2\pi f_1 + 2\pi f_2)^2 - 16\pi^2 f_1 f_2(1 + A_0\beta)}$$

Substituting  $f_1 = f_2$  and simplifying, we have  $\sigma = 2\pi f_1$  and  $\omega = 2\pi f_1 \sqrt{A_0\beta}$ . Then we set  $\sigma = \omega$  and solve for  $\beta = 1/A_0 = 10^{-4}$ . Thus to have  $\delta \ge 0.707$  we must have  $\beta \le 10^{-4}$  and  $A_{0f} = A_0/(1 + A_0\beta) \ge 5000$ .

# Exercise 9.20

The simulation file is named Exer9\_20. The plots corresponding to Figures 9.43 and 9.44 in the book are:





Notice that for this two-pole amplifier, feedback does not produce ringing in the transient response or peaking in the frequency response. Often this is the case in a multipole amplifier when one break frequency is much smaller than any of the others.

# Exercise 9.21

As in Example 9.7, the closed-loop poles are the roots of  $\beta A(s) = -1$ . Thus we must solve

$$\frac{\beta 10^4}{[1 + s/(2\pi f_b)]^4} = -1$$

Taking the fourth root of each side we obtain:

$$s_{1} = 2\pi f_{b} \begin{bmatrix} 4\sqrt{\beta}10/-45^{\circ} - 1 \end{bmatrix} \qquad s_{2} = 2\pi f_{b} \begin{bmatrix} 4\sqrt{\beta}10/45^{\circ} - 1 \end{bmatrix}$$

$$s_{3} = 2\pi f_{b} \begin{bmatrix} 4\sqrt{\beta}10/135^{\circ} - 1 \end{bmatrix} \qquad s_{4} = 2\pi f_{b} \begin{bmatrix} 4\sqrt{\beta}10/-135^{\circ} - 1 \end{bmatrix}$$


The amplifier becomes unstable when the poles  $\mathbf{s}_1$  and  $\mathbf{s}_2$  move into the right-half plane. The real part of  $\mathbf{s}_1$  (or  $\mathbf{s}_2$ ) is

$$\Re(s_1) = 2\pi f_b [4\sqrt{\beta} 10\cos(-45^\circ) - 1]$$

Setting this equal to zero and solving we obtain  $\beta_{\rm u} = 0.0004$ . The root locus is shown in Figure 9.48 in the book.

#### Exercise 9.22

- (a) The circuit configuration is shown in Figure 9.46. We have  $C_1 = 1/(2\pi R_1 f_1) = 1/(2\pi 10^4 10^5) = 159.15$  pF. Similarly  $C_2 = 53.05$  pF and  $C_3 = 15.915$  pF. Also we have  $R_1 = 200$  k $\Omega$ ,  $R_0 = 25$   $\Omega$ , and  $A_0 = 5000$ . We need to change the battery voltages to ±5 V.
- (b) The simulation file is Exer9\_22b. Plots of the open-loop gain magnitude and phase are:



From the magnitude and phase plots we determine that 659 kHz is the frequency ( $f_{GM}$ ) for which the phase is 180°. At  $f_{GM}$  the magnitude is 250 (48 dB). Thus to avoid oscillation the maximum value of  $\beta$  is  $\beta_{max} = 1/250 = 0.004$ .

- (d) For a gain margin of 10 dB (which is equivalent to a gain ratio of  $10^{10/20} = 3.16$ , the value of  $\beta$  is  $0.004/3.16 = 1.26 \times 10^{-3}$ , which is equivalent to -58 dB.
- (e) We use the plots to determine the frequency  $f_{PM}$  at which  $A\beta = 1$ , or equivalently  $A_{dB} + \beta_{dB} = 0$ . Because we have  $\beta_{dB} = -58$  dB, we are looking for the frequency at which  $A_{dB} = 58$ . We find  $f_{PM}$

- = 363 kHz. At this frequency we have a phase of  $-145^{\circ}$ . Thus the phase margin is  $45^{\circ}$ .
- (f) We require  $\beta$  = 1.26  $\times$  10<sup>-3</sup> = R<sub>A</sub>/(R<sub>A</sub> + R<sub>B</sub>). One choice of resistance values (which also produce negligible loading effects) is R<sub>A</sub> = 1 k $\Omega$  and R<sub>B</sub> = 793 k $\Omega$ .
- (g) A simulation for the closed-loop response is stored in the file named Exer9\_22g.

# Exercise 9.23

Follow the procedure of Example 9.11, changing the capacitance values to  $C_1 = C_2 = C_3 = 1/[2\pi(2\times10^6)100] = 795.8$  pF. A simulation that can be used to obtain plots of the open-loop gain magnitude and phase is stored in the file named Exer9\_23a.

 $f_{\rm PM}$  is the frequency for which the phase is -30°. From the plots of open-loop gain magnitude and phase, we find that  $f_{\rm PM}$  = 354 kHz and that the gain magnitude at this frequency is 79.6 dB.

Thus we require  $20\log(1+f_{\rm PM}/f_{\rm C})=-59.6$  dB. This yields  $f_{\rm C}=371$  Hz. Then we have  $C_{\rm C}=1/(2\pi f_{\rm C}R_{\rm C})=4.29~\mu{\rm F}$ . The simulation file for the closed-loop amplifier is stored in the file named Exer9\_23b.

# Exercise 9.24

The circuit is shown on the next page. For the RL circuit we can write:

$$\beta = \frac{\mathbf{v}_{o}}{\mathbf{v}_{in}} = \frac{\frac{R(j\omega L)}{R + j\omega L}}{R + j\omega L + \frac{R(j\omega L)}{R + j\omega L}} =$$

$$\frac{\text{j}\omega RL}{\text{R}^2 - \omega^2 \text{L}^2 + \text{j}3\omega RL}$$

For oscillation the Barkhausen criterion requires  $A_V^{\beta} = 1$ , and we have

$$\frac{\text{j}\omega \text{RLA}_{\text{V}}}{\text{R}^2 - \omega^2 \text{L}^2 + \text{j}3\omega \text{RL}} = 1$$

$$\text{R}^2 - \omega^2 \text{L}^2 + \text{j}\omega \text{RL}(3 - \text{A}_{\text{V}}) = 0$$

Now we equate the real parts of both sides:

$$R^2 - \omega^2 L^2 = 0$$
  $\Rightarrow$   $\omega = R/L$ 

Similarly equating the imaginary parts:

Exercise 9.25

From the circuit shown in Figure 9.72, we can write:

$$\beta = \frac{\mathbf{v}_{o}}{\mathbf{v}_{in}} = \frac{\frac{R_{B}(1/j\omega C_{B})}{R_{B} + 1/j\omega C_{B}}}{R_{A} + 1/j\omega C_{A} + \frac{R_{B}(1/j\omega C_{B})}{R_{B} + 1/j\omega C_{B}}} = \frac{R_{B}(1/j\omega C_{B})}{R_{A}(1/j\omega C_{B})} = \frac{R_{B}(1/j\omega C_{B})}{R_{A}R_{B} - 1/(\omega^{2}C_{A}C_{B}) + R_{B}/(j\omega C_{A}) + R_{A}/(j\omega C_{B}) + R_{B}/(j\omega C_{B})} = \frac{R_{A}R_{B} - 1/(\omega^{2}C_{A}C_{B}) + R_{B}/(j\omega C_{A}) + R_{A}/(j\omega C_{B}) + R_{B}/(j\omega C_{B})}{R_{A}R_{B} - 1/(\omega^{2}C_{A}C_{B}) + R_{B}/(j\omega C_{A}) + R_{A}/(j\omega C_{B}) + R_{B}/(j\omega C_{B})} = \frac{R_{B}(1/j\omega C_{B})}{R_{A}R_{B} - 1/(\omega^{2}C_{A}C_{B}) + R_{B}/(j\omega C_{A}) + R_{A}/(j\omega C_{B}) + R_{B}/(j\omega C_{B})} = \frac{R_{B}(1/j\omega C_{B})}{R_{A}R_{B} - 1/(\omega^{2}C_{A}C_{B}) + R_{B}/(j\omega C_{A}) + R_{A}/(j\omega C_{B}) + R_{B}/(j\omega C_{B})} = \frac{R_{B}(1/j\omega C_{B})}{R_{A}R_{B} - 1/(\omega^{2}C_{A}C_{B}) + R_{B}/(j\omega C_{A}) + R_{A}/(j\omega C_{B}) + R_{B}/(j\omega C_{B})} = \frac{R_{B}(1/j\omega C_{B})}{R_{A}R_{B} - 1/(\omega^{2}C_{A}C_{B}) + R_{B}/(j\omega C_{A}) + R_{A}/(j\omega C_{B}) + R_{B}/(j\omega C_{B})} = \frac{R_{B}(1/j\omega C_{B})}{R_{A}R_{B} - 1/(\omega^{2}C_{A}C_{B}) + R_{B}/(j\omega C_{A}) + R_{A}/(j\omega C_{B}) + R_{B}/(j\omega C_{B})} = \frac{R_{B}(1/j\omega C_{B})}{R_{A}R_{B} - 1/(\omega^{2}C_{A}C_{B}) + R_{B}/(j\omega C_{A}) + R_{A}/(j\omega C_{B})} = \frac{R_{B}(1/j\omega C_{B})}{R_{A}R_{B} - 1/(\omega^{2}C_{A}C_{B})} = \frac{R_{B}(1/j\omega C_{B})}{R_{A}R_{B} - 1/(\omega^{2}C_$$

$$\beta = \frac{R_B}{R_B C_B / C_A + R_A + R_B + j(\omega C_B R_A R_B - 1/\omega C_A)}$$

For oscillation the Barkhausen criterion requires  $A_{\mathbf{V}}^{\beta}=1$ , and we have

$$\frac{R_B^A_V}{R_B^C_B/C_A + R_A + R_B + j(\omega C_B^R_\lambda R_B - 1/\omega C_\lambda)} = 1$$

$$R_B C_B / C_A + R_A + R_B + j(\omega C_B R_A R_B - 1/\omega C_A) = R_B A_V$$

Now we equate the real parts of both sides:

$$A_V^R_B = R_B^C_B/C_A + R_A + R_B \Rightarrow A_{vmin} = 1 + R_A/R_B + C_B/C_A$$

Similarly equating the imaginary parts:

$$j(\omega C_B R_A R_B - 1/\omega C_A) = 0 \qquad \Rightarrow \qquad \omega = 1/\sqrt{R_A R_B C_A C_B}$$

#### Exercise 9.26

One solution is simply to reduce the capacitances in the circuit of Figure 9.77 by a factor of five which will increase the frequency from 1 kHz to 5 kHz. The file Exer9\_26 contains a simulation of the circuit.

#### Problem 9.1

Some of the potential benefits of negative feedback are:

- Stabilization of gain. Closed-loop gain can depend almost solely on a feedback network that is constructed of relatively stable passive components (i.e., resistors and/or capacitors).
- Reduction of nonlinear distortion.
- 3. Reduction of certain types of noise, such as power-supply hum.
- 4. Control (by the designer) of the input and output impedances.
- Extension of bandwidth.


Some of the problems associated with positive feedback in amplifiers are:

- 1. Closed-loop gain is highly dependent on device parameters which vary greatly with temperature, operating point and from device to device. Thus, positive feedback leads to poor gain stability--much worse than for the original amplifier.
- Oscillation in which the amplifier generates signals unrelated to those being amplified.

#### Problem 9.3

In a negative feedback amplifier that has  $A\beta >> 1$ , the feedback signal  $x_f$  is approximately equal to the source signal  $x_s$ . Therefore the input to the amplifier  $x_i = x_s - x_f$  is very small compared to either  $x_s$  or  $x_f$ . Often to simplify analysis we assume that  $x_i$  is zero and we refer to this condition as the summing-point constraint.

#### Problem 9.4



For A = 1000, we have  $A_f = A/(1 + A\beta) = 9.9$ .  $x_o(t) = A_f x_s = 9.9 \cos(\omega t)$   $x_f(t) = \beta x_o = 0.99 \cos(\omega t)$  $x_i(t) = x_s - \beta x_o \approx 0.01 \cos(\omega t)$ 

For  $A = 10^4$ , we have  $A_f = A/(1 + A\beta) = 9.99$ .  $x_o(t) = A_f x_s = 9.99\cos(\omega t)$   $x_f(t) = \beta x_o = 0.999\cos(\omega t)$  $x_i(t) = x_s - \beta x_o \approx 0.001\cos(\omega t)$ 

As A approaches  $\infty$ ,  $x_i(t)$  approaches zero.


# Problem 9.6

Equation 9.2 states:  $\frac{dA_f}{A_f} = \frac{dA}{A} \frac{1}{(1+A\beta)}.$  In this amplifier we have |dA/A| = 0.03 and we want  $|dA_f/A_f| \le 0.001$  (which is 0.1%). Thus:

$$0.001 \ge 0.03/(1 + 10^4 \beta)$$
  $\Rightarrow$   $\beta \ge 29 \times 10^{-4}$   $\Rightarrow$   $A_f = 333$ 

# Problem 9.7

(a)



$$A_{2f} = X_0/X_1 = A_2/(1 + \beta_1 A_2)$$

$$A_f = \frac{X_o}{X_s} = \frac{A_2 A_{2f}}{1 + \beta_2 A_1 A_{2f}} = \frac{A_1 A_2}{1 + \beta A_2 + \beta A_1 A_2}$$

(b) Refer to Figure P9.7b in the book. Notice that the subsystem consisting of  $A_2$  and  $\beta_2$  is identical to the system discussed in the book and its gain is  $A_2/(1+\beta_2A_2)$ . This block plus  $A_1$  and  $A_2$  form an amplifier having a a gain of  $A_1[A_2/(1+A_2\beta_2)]A_3$ . Finally, we can write the closed-loop gain of the entire system as:

$$\frac{\mathbb{A}_{1} [\mathbb{A}_{2} / (\mathbb{1} + \mathbb{A}_{2} \beta_{2})] \mathbb{A}_{3}}{\mathbb{1} + \beta_{1} \mathbb{A}_{1} [\mathbb{A}_{2} / (\mathbb{1} + \mathbb{A}_{2} \beta_{2})] \mathbb{A}_{3}} = \frac{\mathbb{A}_{1} \mathbb{A}_{2} \mathbb{A}_{3}}{\mathbb{1} + \mathbb{A}_{2} \beta_{2} + \mathbb{A}_{1} \mathbb{A}_{2} \mathbb{A}_{3} \beta_{1}}$$

# Problem 9.8

- (a)  $A_f = A/(1-A\beta)$  In this amplifier, the closed-loop gain magnitude is less than the open-loop gain magnitude if  $(1-A\beta)$  is larger than unity. This happens if either A or  $\beta$  (but not both) assume negative values. (We assume that both A and  $\beta$  are real numbers.)
- (b) If A is negative and  $\beta$  is positive,  $x_f$  should be added to  $x_s$  (as in Figure P9.8 in the book) to attain negative feedback.
- (c) If both A and  $\beta$  are negative,  $x_f$  should be subtracted from  $x_s$  (as in Figure 9.1 in the book) to attain negative feedback.

# Problem 9.9

Equation 9.2 states:  $\frac{dA_f}{A_f} = \frac{dA}{A} \frac{1}{(1+A\beta)}.$  In this amplifier we have |dA/A| = 0.1 and we want  $|dA_f/A_f| \le 0.001$  (which is 0.1%). To attain  $A_f = 10$  we need  $\beta \cong 1/A_f = 0.1$  Thus:

$$0.001 \ge 0.1/(1 + 0.1A) \Rightarrow A \ge 990$$

Assuming that A = 990, we need  $\beta$  = 0.098989 to achieve A<sub>f</sub> = 10. In practice, we might include a variable resistor to adjust  $\beta$  to the required value.

To be effective in reducing distortion, we need to have  $|A\beta| > 1$ .

# Problem 9.11

In a negative feedback amplifier with distortion, the input signal to the amplifier  $x_i = x_s - x_f$  is distorted in a manner that tends to compensate for the nonlinearity of the amplifier.

# Problem 9.12

See Figure 9.7 on page 563 in the book. Crossover distortion occurs because  ${\rm v}_{\rm S}$  must reach approximately 0.7 V in magnitude before either transistor enters the active region.


#### Problem 9.13

For the configuration of Figure P9.8, we have  $A_{\hat{f}} = A/(1-A\beta)$ . Substituting values, we have

$$A = 10$$
 and  $A_f = 100$  for  $0 < x_i < 1$  or  $0 < x_0 < 10$ 

$$A = 5$$
 and  $A_f = 9.09$  for  $-2 < x_i < 0$  or  $-10 < x_0 < 0$ 

Thus for  $x_s = 0.1\sin(\omega t)$ , the positive peak of the output is  $100 \times 0.1 = 10$  V and the negative peak is  $9.09 \times (-0.1) = -0.909$ . A sketch of the output waveform is



With positive feedback, the ratio of the positive peak to the negative peak is 11.0, whereas the ratio is 2 without feedback. Notice that the output waveform is more distorted for the

amplifier with positive feedback than for the amplifier without feedback.

#### Problem 9.14

(a) For  $v_s > 0.7 \text{ V}$ ,  $Q_1$  and  $Q_3$  are conducting whereas  $Q_2$  and  $Q_4$  are cutoff. On the other hand, for  $v_s < -0.7 \text{ V}$ ,  $Q_2$  and  $Q_4$  are conducting whereas  $Q_1$  and  $Q_3$  are cutoff. Finally for  $-0.7 < v_s < 0.7$ , all of the transistors are cutoff and  $v_o = 0$ .

Assuming that  $v_{BE} = 0.7$  V in the active region and that  $v_{S} > 0.7$ , we have  $i_{E1} = (v_{S} - 0.7)/R_{E}$ ,  $i_{C1} = \alpha_{1}i_{E1} = \beta_{1}i_{E1}/(\beta_{1} + 1)$ ,  $i_{C3} = \beta_{3}i_{C1}$ , and  $v_{O} = 8i_{C3}$ . Using the values given in the problem these relationships yield

$$v_0 = 9.9(v_s - 0.7)$$
 for  $v_s > 0.7$  and  $v_0 < 14.8$  V


When  $v_0$  reaches 14.8 V,  $Q_3$  becomes saturated, and  $v_0$  no longer increases with  $v_0$ .

Similarly we have


$$v_0 = 19.8(v_s + 0.7)$$
 for  $v_s < -0.7$  and  $v_0 > -14.8$  V

When  $v_{o}$  reaches -14.8 V,  $Q_{4}$  becomes saturated and  $v_{o}$  no longer decreases with  $v_{s}$ .

A simulation that plots  ${\bf v}_{\rm o}$  versus  ${\bf v}_{\rm s}$  is stored in the file named P9\_14a. The plot shown below agrees very well with the equations derived above.




Simulating the circuit for the specified input sine waves yields the waveforms shown below. Simulation file name:P9 14b.



For a peak source voltage of 1.4 V, we observe only crossover distortion. For a peak source voltage of 2.4 V, we observe both clipping and crossover distortion.

(b) To achieve  $A_f=10$  in a negative feedback amplifier, we need  $\beta\cong 0.1$  (assuming that  $A\beta>>1$ ). Thus we select  $R_1\cong 9R_2$ . The circuit diagram is shown below.




(c) The simulation, which is stored in the file named P9\_14c, shows that negative feedback effectively eliminates the crossover distortion. Of course negative feedback cannot overcome clipping due to saturation of the transistors. Unfortunately this cannot be demonstrated for the circuit of P9\_14c due to convergence problems with a source amplitude of 2.4 V. File P9\_14c\_alt


replaces the controlled source with a  $\mu A741$  op amp and makes a convincing demonstration of the limitations of negative feedback.

# Problem 9.15


The circuit is shown below.



 $R_{\rm in}$  and  $E_{\rm 1}$  model the differential preamplifier. If  $R_{\rm g}$  is not included, PSpice aborts because it requires at least two elements connected to each node. (The input to  $E_{\rm 2}$  is an open circuit.) Otherwise  $R_{\rm g}$  has no effect on the operation of the circuit.  $E_{\rm 2}$  models the cube circuit. The setup window for  $E_{\rm 2}$  is shown below.



The simulation is stored in the file named P9\_15. A plot of the cube-root output versus  $v_s$  is shown on the next page. It can be verified that the values of  $v_i'$  are almost exactly equal to the cube root of  $v_s$ .



SNR<sub>dB</sub> = 10log(P<sub>signal</sub>/P<sub>noise</sub>)

Problem 9.17

If a low-noise preamplifier can be found to place ahead of the noisy amplifier, feedback can be effective in improving the SNR at the output. An example of a situation in which this is often possible is an audio power amplifier operating from a poorly filtered supply with a great deal of ripple. Then we design a high-gain low-noise preamplifier supplied with ripple-free dc and use feedback to bring the gain back down to the desired value. The advantage is that it is relatively easy to provide ripple-free dc at a lower power level of the preamplifier.

#### Problem 9.18

$$P_o = (V_{signal})^2/R_L \Rightarrow V_{signal} = 17.9 \text{ V rms}$$

90 = 10log(P<sub>signal</sub>/P<sub>noise</sub>) 
$$\Rightarrow$$
 P<sub>noise</sub> = 40/10<sup>9</sup>

$$P_{\text{noise}} = (V_{\text{noise}})^2 / R_L \Rightarrow V_{\text{noise}} = 566 \,\mu\text{V rms}$$

Refer to Figure P9.19 in the book. We can analyze the system to determine the output, which is given by

$$x_{o}(t) = \frac{A_{1}A_{2}}{1 + \beta A_{1}A_{2}} x_{s}(t) + \frac{A_{1}A_{2}}{1 + \beta A_{1}A_{2}} x_{noise}(t)$$

Notice that the gain is the same for both the signal and the noise. Thus in this case feedback has no effect on the output SNR (i.e., the output SNR is the same as if amplifier A<sub>1</sub> were used by itself). We conclude that the noisy amplifier should be placed after the low-noise preamplifier.

# Problem 9.20

- (a) For an SNR of 50 dB, we have  $50 = 20\log(V_s/V_{noise})$ , which implies that  $V_{noise} = V_s \times 10^{-(50/20)} = 47.4$  mV rms.
- (b) According to Equation 9.17 on page 569, the SNR with feedback is equal to the gain of the preamplifier squared times the SNR before feedback. To improve the SNR by a factor of 100, the gain of the preamplifier must be 10. The gain of the system with feedback is  $A_f = A_1 A_2/(1 + \beta A_1 A_2)$ . Setting  $A_f = A_1$  and  $A_2 = 10$  we determine that  $\beta = 0.9/A_1$ .

#### Problem 9.21

The block diagram of the system is shown in Figure 9.13 on page 568 in the book. We are given  $A_1 = 100$  and  $X_{noise} = (2 \text{ V})/A_1 = 20 \text{ mV}$  peak. The output of the system is given by Equation 9.15.

$$x_{o}(t) = x_{s}(t) \frac{A_{1}A_{2}}{1 + \beta A_{1}A_{2}} + x_{noise}(t) \frac{A_{1}}{1 + \beta A_{1}A_{2}}$$

We require that the gain for the signal is 100 and that the output noise is 0.1 V peak. Thus we have

$$\frac{A_1A_2}{1 + \beta A_1A_2} = 100$$

and 0.1 = 
$$(20 \text{ mV}) \frac{A_1}{1 + \beta A_1 A_2}$$

Solving, we find the  $A_2 = 20$  and  $\beta = 0.0095$  are required.

#### Problem 9.22

In voltage feedback, a current or voltage that is proportional to the output voltage is returned to the input. In current feedback, a current or voltage that is proportional to the output current is returned to the input. In series feedback, the signal source, the amplifier input terminals, and the output terminals of the feedback network are in series. In parallel feedback, the signal source, the amplifier input terminals, and the output terminals of the feedback network are in parallel.

#### Problem 9.23

Conceptually, we test for voltage feedback by shortcircuiting the output terminals, thereby reducing the output voltage to zero. If feedback is disabled by shorting the output, we have voltage feedback.

Conceptually, we test for current feedback by opencircuiting the output terminals, thereby reducing the output current to zero. If feedback is disabled by opening the output, we have current feedback.

# Problem 9.24

In series feedback, the signal source, the feedback signal, and the amplifier input terminals are in series. Since the input voltage to the amplifier is the sum of the source voltage and the feedback voltage, it is natural to treat the signal source as a voltage source in a series feedback system.

In parallel feedback, the signal source, the output terminals of the feedback network, and the amplifier input terminals are in parallel. Since the amplifier input current is the difference between the source current and the feedback current, it is natural to treat the signal source as a current source in a parallel feedback system.

Feedback type	Gain	Units for B
	Voltage Transconductance Transresistance Current	V/V Ω Siemens A/A

# Problem 9.26

Negative series feedback increases input impedance. Negative parallel feedback reduces input impedance.

# Problem 9.27

To make the output terminals of a feedback amplifier appear as a nearly ideal voltage source (i.e., nearly zero output impedance), negative voltage feedback is needed. To make the output act as a nearly ideal current source (i.e., very large output impedance), negative current feedback is needed.

# Problem 9.28

See Table 9.1 on page 573 in the book.

# Problem 9.29

To obtain a nearly ideal transresistance amplifier, we use negative parallel voltage feedback. Because  $A_f \cong 1/\beta$  for  $|A\beta| >> 1$ , we need  $\beta = 1/2000 = 500~\mu S$  to achieve  $R_{mf} \cong 2000~\Omega$ .

# Problem 9.30

We assume an open circuit load and neglect loading by the feedback network. Then we have  $A_V \cong A_{VO}$ . Using the formulas given in Table 9.1 we have

$$A_{Vf} = \frac{A_{V}}{1 + A_{V}\beta} = 9.9990$$

$$R_{if} = R_i(1 + A_V\beta) = 10^3(1 + 10^5 \times 0.1)$$
  
= 10 M\Omega  
 $R_{of} = R_o/(1 + A_{Vo}\beta) = 1000/(1 + 10^5 \times 0.1)$   
= 0.1 \Omega

To obtain a nearly ideal current amplifier, we use negative parallel current feedback. Because  $A_f \cong 1/\beta$  for  $|A\beta| >> 1$ , we need  $\beta = 1/10$  to achieve  $A_{if} \cong 10 \Omega$ .

# Problem 9.32

The short circuit open-loop transconductance gain is

$$G_{\text{msc}} = i_{\text{o}}/v_{i} = [A_{\text{vo}}v_{i}/R_{\text{o}}]/v_{i} = A_{\text{vo}}/R_{\text{o}} = 10^{5}/(1 \text{ k}\Omega) = 100 \text{ s}$$

We assume a short-circuit load and neglect loading by the feedback network. Then we have  $G_{m}\cong G_{msc}=100$  S. Using the formulas from Table 9.1, we obtain

$$G_{mf} = G_{m}/(1 + G_{m}\beta) = 100/(1 + 100 \times 10^{4}) \approx 100 \ \mu S$$
 $R_{if} = R_{i}(1 + G_{m}\beta) = 10^{3}(1 + 100 \times 10^{4}) = 1 \ G\Omega$ 
 $R_{of} = R_{o}(1 + G_{m}\beta) = 10^{3}(1 + 100 \times 10^{4}) = 1 \ G\Omega$ 

# Problem 9.33

To obtain a nearly ideal transconductance amplifier, we use negative series current feedback. Because  $A_f \cong 1/\beta$  for  $|A\beta| >> 1$ , we need  $\beta = 1/0.05 = 20~\Omega$  to achieve  $G_{mf} \cong 0.05~S$ .

To achieve a nearly ideal voltage amplifier, we should use negative series voltage feedback. Because  $A_f \cong 1/\beta$  for  $|A\beta| >> 1$ , we need  $\beta = 1/25 = 0.04$  V/V to achieve  $A_{vf} \cong 25$ .

# Problem 9.35

$$A_{isc} = i_0/i_i = (A_{vo}v_i/R_0)/(v_i/R_i)i_i = A_{vo}R_i/R_0 = 10^5$$

We neglect loading effects (in which case  $A_i = A_{isc}$ ) and use the formulas from Table 9.1.

$$A_{if} = A_i/(1 + \beta A_i) = 10^5/(1 + 0.1 \times 10^5) = 9.9990$$
 $R_{if} = R_i/(1 + \beta A_i) = 10^3/(1 + 0.1 \times 10^5) = 0.1 \Omega$ 
 $R_{of} = R_o(1 + \beta A_{isc}) = 10^3(1 + 0.1 \times 10^5) = 10 M\Omega$ 

### Problem 9.36

$$R_{\text{moc}} = V_{\text{o}}/i_{i} = (A_{\text{voc}}V_{i})/(V_{i}/R_{i}) = A_{\text{vo}}R_{i} = 10^{8} \Omega$$

We neglect loading effects (in which case  $R_{m} = R_{msc}$ ) and use the formulas from Table 9.1.

$$R_{mf} = R_{m}/(1 + \beta R_{m}) = 10^{8}/(1 + 0.01 \times 10^{8})$$

$$= 100 \Omega$$
 $R_{if} = R_{i}/(1 + \beta R_{m}) = 10^{3}/(1 + 0.01 \times 10^{8})$ 

$$= 1 m\Omega$$
 $R_{of} = R_{o}/(1 + \beta R_{m}) = 10^{3}/(1 + 0.01 \times 10^{8})$ 

$$= 1 m\Omega$$

See Figure 9.19 on page 578 in the book. Other correct answers exist, for example see the circuits and answers for Exercise 9.9 on page 580. In series feedback the source, the amplifier input terminals, and the output port of the feedback network should be in series. In parallel feedback, they are in parallel. For voltage feedback the signal fed back should vanish when the load is a short circuit. In current feedback, the signal fed back should become zero when the load becomes an open circuit.

#### Problem 9.38

- (a) This circuit has negative series voltage feedback with  $\beta=v_f/v_o=-R_2/(R_1+R_2)$ . (The minus sign is due to the reference polarity for  $v_f$  shown in Figure P9.38.) Also notice that the open-loop amplifier gain is negative. For very large loop gain, the amplifier tends toward an ideal voltage amplifier with  $A_{vf}=1/\beta=-(1+R_1/R_2)$ , the input impedance approaches infinity, and the output impedance approaches zero.
- (b) This circuit has negative series current feedback with  $\beta = v_f/i_0 = -R/5$ . (The minus sign is due to the reference polarity for  $v_f$  shown in Figure P9.38.) Also notice that the open-loop amplifier gain is negative. For very large loop gain, the amplifier tends toward an ideal transconductance amplifier with  $G_{mf} = 1/\beta = -5/R$ , the input impedance approaches infinity, and the output impedance approaches infinity.
- (c) This circuit has negative parallel current feedback with  $\beta=i_f/i_o=-R_1/(R_1+R_2)$ . (The minus sign is due to the reference direction for  $i_f$  and  $i_o$  shown in Figure P9.38.) Also notice that the open-loop amplifier gain is negative. For very large loop gain, the amplifier tends toward an ideal current amplifier with  $A_{if}=1/\beta=-(1+R_2/R_1)$ , the input impedance approaches zero, and the output impedance approaches infinity.
- (d) This circuit has negative series voltage feedback with

$$\beta = \frac{v_f}{v_o} = \frac{R_2 | | (R_1 + R_2)}{R_1 + R_2 | | (R_1 + R_2)} \times \frac{R_2}{R_1 + R_2} = \frac{R_2^2}{R_1^2 + 3R_1 R_2 + R_2^2}$$

where as usual  $R_2 \mid \mid (R_1 + R_2)$  denotes the parallel combination of  $R_2$  and  $(R_1 + R_2)$ . For very large loop gain, the amplifier tends toward an ideal voltage amplifier with  $A_{\rm vf} = 1/\beta = 1 + 3 (R_1/R_2) + (R_1/R_2)^2$ , the input impedance approaches infinity, and the output impedance approaches zero.

# Problem 9.39

Many correct answers exist. One is the circuit of Figure P9.38d. Using the result of Problem 9.38d, we have


$$\beta = 0.01 = \frac{R_2^2}{R_1^2 + 3R_1R_2 + R_2^2}$$

$$1/\beta = 100 = 1 + 3(R_1/R_2) + (R_1/R_2)^2$$

Solving we obtain  $R_1/R_2=8.56$ . Thus we could use  $R_2=10~k\Omega$  and  $R_1=85.6~k\Omega$ . Of course other resistance values would work as long as their ratio is correct.

#### Problem 9.40

Here is a suitable circuit configuration:




By repeated application of the current divider principle, we have

$$\beta = \frac{i_f}{i_o} = -\frac{R_2}{R_1 + R_2} \times \frac{R_4}{R_3 + (R_1 || R_2) + R_4}$$

One set of resistances that meets the objective is  $R_1=909$   $\Omega$ ,  $R_2=100$   $\Omega$ ,  $R_3=909$   $\Omega$ , and  $R_4=113$   $\Omega$ . Many other correct solutions exist.

# Problem 9.41

Here is a suitable circuit configuration:



Using the current divider principle and Ohm's law, we have

$$\beta = \frac{v_f}{i_o} = R_1 \times \frac{R_3}{R_1 + R_2 + R_3}$$

A suitable choice of resistances is  $R_1=1~k\Omega$ ,  $R_2=8~k\Omega$  and  $R_3=1~k\Omega$  (8.06  $k\Omega$  is a standard 1%-tolerance value). Many other correct solutions to this problem exist.

# Problem 9.42

In series feedback, the output port of the feedback network is in series with the amplifier input terminals. Thus, the output resistance of the feedback network is in series with the amplifier input. If the feedback resistors are very large, a significant part of the source voltage appears across this output resistance instead of across the amplifier input terminals. In effect, this reduces the open-loop gain of the amplifier. Since we want  $A\beta$  to be very large, we try to choose small resistances in a series feedback network.

# Problem 9.43

In parallel feedback, the output port of the feedback network is in parallel with the amplifier input terminals. Thus, the output resistance of the feedback network is in parallel with the amplifier input. If the feedback resistors are very small, a significant part of the source current flows through this output

resistance instead of into the amplifier input terminals. In effect, this reduces the open-loop gain of the amplifier. Since we want  $A\beta$  to be very large, we choose large resistances for a parallel feedback network.

# Problem 9.44


In voltage feedback, the input of the feedback network is in parallel with the amplifier output terminals. If the feedback resistors are small, the feedback network draws large current and significant voltage is dropped across the output resistance of the amplifier. In effect, this reduces the open-loop gain of the amplifier. Since we want  $A\beta$  to be very large, we choose large resistances for a parallel feedback network.

# Problem 9.45

In current feedback, the input of the feedback network is in series with the amplifier output terminals. If the feedback resistors are large, significant voltage is dropped across the input resistance of the feedback network. In effect, this reduces the open-loop gain of the amplifier. Since we want AB to be very large, we choose large resistances for a parallel feedback network.

# Problem 9.46

To attain a nearly ideal voltage amplifier, we should use series voltage feedback. A suitable circuit configuration is



Because  $A_{\rm vf}\cong 1/\beta$  we want  $R_1/(R_1+R_2)=\beta\cong 0.01$ . To avoid problems with loading, we want  $R_1<< R_1$  and  $R_1+R_2>> R_0$ . A good choice is  $R_1=1$  k $\Omega$  and  $R_2=100$  k $\Omega$ . Using the formulas of Table 9.1 we have:

$$A_{vf} = A_{v}/(1 + A_{v}\beta) = 5000/[1 + 5000(1/101)] = 99.0$$
  
 $R_{if} = R_{i}(1 + A_{v}\beta) = 5.05 \text{ M}\Omega$   
 $R_{of} = R_{o}/(1 + A_{v}\beta) = 0.99 \Omega$ 


Using a PSpice transfer function analysis yields:

$$A_{vf} = 98.86$$
  $R_{if} = 4.82 M\Omega$   $R_{of} = 1.01 \Omega$ 

(The formulas in Table 9.1 do not account for loading effects of the feedback network and are therefore approximate.)

#### Problem 9.47

To attain a nearly ideal current amplifier, we should use parallel current feedback. A suitable circuit configuration is




Because  $A_{if} \cong 1/\beta$ , we want  $-R_1/(R_1+R_2) = \beta \cong -0.01$ . To avoid problems with loading, we want  $R_2 >> R_i$  and  $R_1||R_2 << R_o$ . These requirements cannot all be met. A good compromise is  $R_1 = 1 \ k\Omega$  and  $R_2 = 100 \ k\Omega$ . Because we do not have  $R_2 >> R_i$  and  $R_1||R_2 << R_o$ , loading effects are significant. Thus if we neglect loading effects and use the formulas of Table 9.1, the results are inaccurate. Instead we use a PSpice analysis, from which we obtain:

$$A_{if} = -100.9$$
  $R_{if} = 41.2 \Omega$   $R_{of} = 49.6 \Omega$ 

#### Problem 9.48


To attain a nearly ideal transconductance amplifier, we use series current feedback. The circuit configuration is:



We need  $\beta$  = R<sub>f</sub>  $\cong$  1/G<sub>mf</sub> = 500  $\Omega$ . Using SPICE, we determine that G<sub>mf</sub> = 1.999  $\times$  10<sup>-3</sup> S, R<sub>if</sub> = 161.4 M $\Omega$  and R<sub>of</sub> = 2.46 M $\Omega$ . Because we have R<sub>if</sub> >> R<sub>s</sub> and R<sub>of</sub> << R<sub>L</sub> the circuit is nearly an ideal transconductance amplifier.

# Problem 9.49

To attain a nearly ideal transresistance amplifier, we choose parallel voltage feedback. A suitable circuit configuration is



We need  $\beta=-1/R_{\rm f}=1/R_{\rm mf}$  thus we choose  $R_{\rm f}=R_{\rm mf}=5~{\rm k}\Omega$ . Because we do not have  $R_{\rm f}>>R_{\rm i}$ , loading effects are significant, and we use SPICE to analyze the circuit. This yields:


$$R_{mf} = 5000 \Omega$$
  $R_{if} = 1.06 M\Omega$   $R_{of} = 0.0604 \Omega$ 

# Problem 9.50

(a) To increase input resistance and reduce output resistance, we need to use negative series voltage feedback. Neglecting loading, we have  $R_{if} = (1 + A_V \beta) R_i = (1 + 5000 \beta) 100 \text{ k}\Omega = 1 \text{ M}\Omega$ .

Solving we determine that  $\beta = 1.8 \times 10^{-3}$ .

(b) A suitable circuit configuration is:




To avoid loading, we want  $R_2 \ll R_1$  and  $R_1 \gg R_0$ . A suitable choice of 1%-tolerance resistors is  $R_2 = 1 \text{ k}\Omega$  and  $R_1 = 549 \text{ k}\Omega$ .

(c) Using PSpice, we find that the input resistance achieved is approximately 860 k $\Omega$ . The impedance is lower than desired because of loading effects (mainly due to R $_{\rm L}$ ). However, if we reduce R $_{\rm l}$  to 453 k $\Omega$ , we achieve R $_{\rm if}$   $\cong$  1 M $\Omega$ .


#### Problem 9.51

- (a) To increase both input and output impedance, we must use negative series current feedback. The open-loop transconductance gain is  $G_{\rm m}=i_{\rm o}/v_{\rm i}=A_{\rm vo}v_{\rm i}/(R_{\rm o}+R_{\rm L})=4.17~{\rm S.}$  We want  $R_{\rm if}=R_{\rm i}(1+G_{\rm m}\beta)=1~{\rm M}\Omega$ , which yields  $\beta=2.16~\Omega$ . (We have neglected potential loading effects of the feedback network.)
- (b) A suitable circuit configuration is



in which  $R_f=\beta=2.16~\Omega$ . We have  $R_f<< R_i$  and  $R_f<< R_o$ , so loading by the feedback network is negligible. PSpice analysis yields  $R_{if}=998~k\Omega$  and  $R_{of}=10.0~k\Omega$ .

- (a) To reduce both the input and output resistances, we need to use negative parallel voltage feedback. The open-loop transresistance gain of the amplifier (with R<sub>L</sub> connected) is R<sub>m</sub> =  $v_0/i_1 = A_V R_i = 417 \ M\Omega$ . We require  $R_{if} = R_i/(1 + R_m \beta) = 10 \ k\Omega$ . Solving, we find that  $\beta = 2.16 \times 10^{-8} \ S$ .
- (b) One configuration for parallel voltage feedback simply places a resistance  $R_{\rm f}$  between the inverting input terminal and the output terminal as shown in Figure 9.19c on page 578. For this circuit we have  $\beta=1/R_{\rm f}$  which yields  $R_{\rm f}=46.3$  M $\Omega$ . This value is impractical. Therefore we use this configuration:




Here we have used a voltage divider consisting of  $\rm R_1$  and  $\rm R_2$  so a smaller value of  $\rm R_f$  can be used. (The resistors have standard 1%-tolerance values.)

(c) For this circuit, PSpice analysis yields:  $R_{if}=9.82~k\Omega$  and  $R_{of}=100.2~\Omega$ . Of course, we could achieve  $R_{if}=10~k\Omega$  exactly by adjusting the feedback ratio.

### Problem 9.53

(a) To reduce the input resistance and increase the output resistance, we need to use negative parallel current feedback. We have an open-loop current gain  $A_i = A_{vo}R_i/(R_o + R_L) = 4.17 \times 10^5$ . We want  $R_{if} = 10 \ k\Omega = R_i/(1 + \beta A_i)$  which yields  $\beta = 2.15 \times 10^{-5}$ .

(b) A suitable circuit configuration is



For this circuit, we have  $\beta = R_1/(R_1 + R_2)$  and the resistance values shown achieve the desired feedback ratio.

(c) PSpice analysis reveals that the circuit has  $R_{\mbox{if}}$  = 10.1  $k\Omega$  and  $R_{\mbox{of}}$  = 1.19  $k\Omega.$ 

Problem 9.54

See Figure 9.32 on page 597 in the book.

Problem 9.55

See Figure 9.31 on page 596 in the book.


Problem 9.56

Poles in the right-half plane produce responses that grow exponentially until the system is driven into nonlinear operation. Usually the response settles into a constant-amplitude distorted sine wave. Poles on the j $\omega$  axis produce constant-amplitude sinusoidal responses.


Problem 9.57

We imagine laying a sheet of rubber over the complex splane. The sheet is nailed down at the locations of zeros (including the periphery at s =  $\infty$ , if there are zeros at s =  $\infty$ ). The sheet is pushed up by infinitely high thin posts at the locations of poles. The imagined height of the sheet above the j $\omega$  axis is proportional to the magnitude of the network function versus  $\omega$ .


(a) H(s) = 1/s has a pole at s = 0. The zero is at  $s = \infty$ . The sketch is:




(b)  $H(s) = s/(s^2 + 10^6)$  has poles at  $s = \pm j10^3$ , a zero at s = 0 and a zero at  $s = \infty$ . The sketch is:



(c)  $H(s) = (s^2 + 10^6)/s^2$  has a double pole at s = 0 and zeros at  $s = \pm j 10^3$ . Notice that as s approaches  $\omega$ , H(s) approaches unity. The sketch is



(d)  $H(s) = (s + 1000)/(s^2 + 2s + 10001)$  has poles at  $s = -1 \pm j100$ , a zero at s = -1000 and a zero at  $s = \infty$ . The sketch is:



- (a) transient response = Aexp(-t)
- (b) transient response = Asin(1000t) + Bcos(1000t)
- (c) transient response = Aexp(-3t) + Bexp(-4t)
- (d) transient response = Aexp(-t)sin(1000t) + Bexp(-t)cos(1000t)
  in which A and B are constants that depend on initial conditions,
  the excitation and the zeros.

#### Problem 9.60

The product of the closed-loop dc gain and the half-power bandwidth of a dominant pole amplifier is constant with respect to changes in the feedback ratio  $\beta$ . As dc gain is reduced, the half-power bandwidth increases.

### Problem 9.61

A single-pole is always stable with negative feedback because its pole remains on the negative real axis in the s-plane as  $\beta$  increases.

Because its poles move outward along a vertical line that lies in the left-half plane as  $\beta$  increases, a two-pole amplifier remains stable for all values of  $\beta$ , but it can display undesirable overshoot and ringing in its transient response and peaks in its frequency response.

The poles of an amplifier with three or more poles can move into the right-half plane so the amplifier becomes unstable for sufficiently large values of  $\beta$ .

### Problem 9.62

A macromodel is a circuit that models certain external characteristics of an amplifier. It usually does not resemble the internal circuits of the amplifier.

For a single-pole amplifier, we have  ${\rm A_{0f}}^{\rm f}_{\rm bf}={\rm A_{0}}^{\rm f}_{\rm b}=$  1000  $\times$  1000 Hz = 10<sup>6</sup>. Thus for  ${\rm A_{0f}}=$  10, the bandwidth is  ${\rm f_{bf}}=$  10<sup>5</sup> Hz. The closed-loop pole is located at  ${\rm s_p}=$  -2 $\pi$   $\times$  10<sup>5</sup> and the time constant is  $\tau=$  -1/s $_{\rm p}=$  1.59  $\mu{\rm s}$ . For  ${\rm A_{0f}}=$  1, the bandwidth is  ${\rm f_{bf}}=$  10<sup>6</sup>Hz and the time constant is 0.159  $\mu{\rm s}$ .

### Problem 9.64

Using Equation 1.19 (page 47 in the book), we have B =  $f_{\rm bf} \cong 0.35/t_{\rm r} = 0.35/(1~\mu {\rm s}) = 350~{\rm kHz}$ . Thus the gain-bandwidth product is  ${\rm A_{0f}} f_{\rm bf} = 100 \times 350~{\rm kHz} = 35~{\rm MHz}$ . Then the open-loop bandwidth is  $f_{\rm b} = (35~{\rm MHz})/{\rm A_{0}} = (35~{\rm MHz})/10^5 = 3500~{\rm Hz}$ .

#### Problem 9.65

The poles are given by Equation 9.50:

 $s = -\frac{1}{2}(2\pi f_1 + 2\pi f_2) \pm \frac{1}{2}\sqrt{(2\pi f_1 + 2\pi f_2)^2 - 16\pi^2 f_1 f_2(1 + A_0\beta)}$  substituting  $f_1 = 1000$ ,  $f_2 = 500$ ,  $A_0 = 1000$ , and  $\beta = 0.1$ , we eventually obtain

$$s = -4712 \pm j 44.4 \times 10^3$$

### Problem 9.66

The closed-loop poles are the roots of

$$\beta A(s) + 1 = 0$$

For this problem, we have  $\beta = 1$ , and

$$A(s) = \frac{10^5}{[s/\omega_1 + 1][s/\omega_2 + 1][s/\omega_3 + 1]}$$

in which  $\omega_1=2\pi(5\times 10^6)$ ,  $\omega_2=2\pi(20\times 10^6)$  and  $\omega_3=2\pi f_3$ . Rearranging, we have

$$s^{3} + s^{2}(\omega_{1} + \omega_{2} + \omega_{3}) + s(\omega_{1}\omega_{2} + \omega_{1}\omega_{3} + \omega_{2}\omega_{3}) + (10^{5} + 1)\omega_{1}\omega_{2}\omega_{3} = 0$$

We used the MATLAB command, roots(p), to determine the roots of this polynomial, adjusting the value of  $f_3$  by trial and error to determine the value at which the roots become imaginary. This turns out to be  $f_3$  = 11 Hz.

### Problem 9.67

We have a two-pole amplifier, for which the closed-loop poles are given by Equation 9.50:

$$s = -\frac{1}{2}(2\pi f_1 + 2\pi f_2) \pm \frac{1}{2}\sqrt{(2\pi f_1 + 2\pi f_2)^2 - 16\pi^2 f_1 f_2(1 + A_0\beta)}$$

Substituting  $A_0 = 500$ ,  $f_1 = 100/2\pi$ ,  $f_2 = 1000/2\pi$ , and  $\beta = 1$ , we eventually find that the poles are

$$s = -550 \pm j 7057 = -\sigma \pm j\omega$$


Then using Equations 9.36, 9.37 and 9.38 (page 594 in the book), we obtain

$$\omega_{\rm n} = \sqrt{\sigma^2 + \omega^2} = 7078$$


$$\delta = \frac{\sigma}{\omega_n} = 0.0777$$

$$Q = \frac{1}{2\delta} = 6.43$$


The zeros of the closed-loop transfer function are at  $\infty$ . Using the rubber-sheet analogy we obtain the sketch:




Here is a macromodel for the feedback amplifier:



We have assumed an open-loop output impedance of zero and a very high value (1 M $\Omega$ ) for the open-loop input resistance. Arbitrarily we chose R $_1$  = R $_2$  = 10 k $\Omega$ . Then to achieve poles at s $_{p1}$  = -100 and s $_{p2}$  = -1000, the capacitances need to be C $_1$  = -1/Rs $_{p1}$  = 1  $\mu$ F and C $_2$  = -1/R $_2$ s $_{p2}$  = 0.1  $\mu$ F. The schematic is stored in the file named P9\_68. We set up the input source as 1 V for the ac analysis and as a 1-V 5-ms pulse for the transient analysis. The closed-loop gain magnitude is plotted versus frequency:



The pulse response is:



Gain margin is the amount (in dB) by which the loop-gain magnitude is less than 0 dB at the frequency  $f_{GM}$  for which the phase shift of the loop gain is  $180^{\circ}$ .

Phase margin is  $180^\circ$  plus the phase of the loop gain at the frequency  $f_{PM}$  for which the loop-gain magnitude is unity (0 dB). For example if the loop gain has a phase of -135° at  $f_{PM}$ , the phase margin is 45°.

### Problem 9.70

As a general rule of thumb, we design feedback amplifiers to have gain margins of at least 10 dB and phase margins of at least 45°. Otherwise the transient response displays overshoot and ringing and the frequency response displays a high peak. Both of these characteristics are usually undesirable.

### Problem 9.71

The phase margin for a single pole amplifier approaches 90° (from higher values) as  $A_0\beta$  becomes large.

We set up a macromodel for the amplifier and use SPICE to obtain plots of the open-loop gain and phase. The macromodel is stored in the file named P9\_72. When we run the simulation and plot the gain and phase, we determine that for a phase of 120° (corresponding to a phase margin of 60°) we have  $f_{PM} \cong 77$  Hz and a gain magnitude of 54.2 dB. Thus the largest value allowed for  $\beta$  is -54.2 dB which corresponds to  $|\beta| = 1.95 \times 10^{-3}$ . Using the plots we find that the phase never crosses through 180°. Thus the gain margin is infinite.

### Problem 9.73

We set up a macromodel for the amplifier and use SPICE to obtain plots of the open-loop gain and phase. The macromodel is stored in the file named P9\_73. When we run the simulation and plot the gain and phase, we determine that for a phase of 120° (corresponding to a phase margin of 60°) we have  $f_{\rm PM}\cong 51~{\rm Hz}$  and a gain magnitude of 58.4 dB. Thus the largest value allowed for  $\beta$  is -58.4 dB which corresponds to  $|\beta|=1.20\times 10^{-3}$ . We also find that the gain is 43.1 dB at  $f_{\rm GM}=152~{\rm Hz}$ . Thus the gain margin is 58.4 - 43.1 = 15.3 dB.

### Problem 9.74

Compensation of an amplifier to be used with feedback consists of modifying its open-loop gain and phase so adequate gain and phase margins are obtained with the desired feedback ratio. Compensation is sometimes needed to avoid overshoot, ringing, sharp frequency response peaks, and/or instability. Compensation is never needed for a single-pole amplifier. Compensation may be needed for amplifiers with two or more poles.


Dominant-pole compensation either adds a (very low frequency) open-loop pole or moves an existing open-loop pole to a much lower frequency.


### Problem 9.76

First we use SPICE simulation with a macromodel to plot the open-loop gain magnitude and phase. The simulation is stored in the file named P9\_76a. To attain a phase margin of  $60^{\circ}$  we look for the frequency at which the uncompensated phase is  $-30^{\circ}$  because we anticipate that the compensating pole will contribute  $-90^{\circ}$ . This frequency turns out to be 244 kHz and at that frequency the gain magnitude is 79 dB. Thus the compensating pole must contribute an attenuation of 79 dB at 244 kHz. Thus we have  $f_{\rm C} = (244~{\rm kHz})/10^{(79/20)} = 27.4~{\rm Hz}$ .

A simulation for the open-loop gain and phase of the compensated amplifier is in file P9\_77b. The frequency at which the phase is -180 $^{\circ}$  is 1.28 MHz. At that frequency the gain magnitude is -22.5 dB. This is the loop gain because  $\beta$  = 0 dB. Thus the gain margin is 22.5 dB.

A simulation for the closed-loop compensated amplifier is stored in the file named P9\_76c. The resulting closed-loop gain magnitude and pulse response are shown below:





First we use SPICE simulation with a macromodel to plot the open-loop gain magnitude and phase. (See file P9\_77a.) To attain a phase margin of  $60^{\circ}$ , we look for the frequency at which the uncompensated phase is  $-30^{\circ}$  (because we anticipate that the compensating pole will contribute  $-90^{\circ}$ ). This frequency turns out to be 177 kHz and at that frequency the gain magnitude is 99.6 dB. Thus keeping in mind that  $\beta = -20$  dB, the compensating pole must contribute an attenuation of 79.6 dB at 177 kHz. Thus we have  $f_{\rm C} = (177 \ {\rm kHz})/10^{(79.6/20)} = 18.5 \ {\rm Hz}.$ 

A simulation for the open-loop gain and phase of the compensated amplifier is in file P9\_77b. The frequency at which the phase is  $-180^{\circ}$  is 576 kHz. At that frequency the gain magnitude is 6.41 dB. Thus the loop gain is 6.41 - 20 = -13.59 dB and the gain margin is 13.59 dB.

A simulation for the closed-loop compensated amplifier is stored in the file named P9\_77c.

### Problem 9.78

There is a misprint in the problem statement. It should refer to the amplifier of Problem 9.76.


First, we use SPICE simulation with a macromodel to plot the open-loop gain magnitude and phase of the amplifier without the pole at  $f_1$ . (See file P9\_78a.) To attain a phase margin of  $60^\circ$ , we look for the frequency at which the uncompensated phase is  $-30^\circ$  (because we anticipate that the compensating pole will contribute  $-90^\circ$ ). This frequency turns out to be 1.80 MHz and at that frequency the gain magnitude is 79.3 dB. Thus the compensating pole must contribute an attenuation of 79.3 dB at 1.80 MHz. Thus we have  $f_1' = (1.80 \text{ MHz})/10^{(79.3/20)} = 195 \text{ Hz}$ .

A simulation to obtain open-loop gain and phase is stored in the file named P9\_78b. The gain margin turns out to be 17.8 dB (for  $\beta$  = 1).

A simulation for the closed-loop compensated amplifier is stored in the file named P9 78c.

## Problem 9.79

(a)



From the circuit we can write:

$$I_2 = V_{BE}/R_2$$
  $I_1 = I_2 + I_B$   $I_S = I_1 + \beta I_B$   $V_B = I_1R_1 + V_{BE}$  Using algebra, we eventually obtain:

$$V_{B} = V_{BE} \frac{R_{1} + R_{2}}{R_{2}} + R_{1} \frac{I_{S} - V_{BE}/R_{2}}{\beta + 1}$$
 (1)

Assuming that  $\beta$  is very large, the second term on the righthand side of the previous equation becomes negligible, and we have:

$$V_{B} \cong V_{BE} \frac{R_1 + R_2}{R_2} \tag{2}$$

- (b) If  $R_1$  and  $R_2$  are too small in value, the current  $I_s$  might not be large enough to cause sufficient voltage drop across  $R_2$  so that the transistor turns on.
- (c) Substituting values into Equation (2), we have

$$1.5 = 0.6 \frac{R_1 + 2}{2}$$

Solving, we determine  $R_1 = 3 k\Omega$ .

### Problem 9.80

Use the library file named Fig9\_62.lib. The simulation of the open-loop circuit is stored in the file named P9\_80. We use the simulation to plot the open-loop gain magnitude and phase. We need to have a phase shift of 45° at the frequency for which the gain magnitude crosses 0 dB. By trial and error, we find that  $C_{\rm X}$  = 7.2  $\mu F$  is needed. This value is much too large for implementation within an IC.

## Problem 9.81

For the system of Figure P9.81a we have:

$$A_{fa} = \frac{A_1 A_2}{1 + \beta A_1 A_2}$$

For the system of Figure P9.81b, we have:

$$A_{fb} = \frac{A_1}{1 + \beta_1 A_1} \times \frac{A_2}{1 + \beta_2 A_2}$$

Evaluating, we find the values given in the table:

	A <sub>1</sub> = 100	A <sub>1</sub> = 90	% change
Afa	99.01	98.90	0.11%
	82.64	81.82	1.0%

Thus, overall feedback is better for obtaining precision values of closed-loop gain.

#### Problem 9.82

Refer to the circuit diagram shown in Figure 9.65 in the book. The differential voltage gain is given approximately by the equation on page 636 in the book:  $A_{\rm V}\cong R_7/R_3=12.5$ . The current  $I_1$  splits equally between  $Q_1$  and  $Q_2$ . Thus  $I_{\rm CQ1}=I_{\rm CQ2}=I_1/2=1$  mA. Similarly  $I_{\rm CQ3}=I_{\rm CQ4}=I_2/2=1$  mA. Also  $I_{\rm CQ5}\cong I_3=2$  mA and  $I_{\rm CQ6}\cong I_4=2$  mA. The voltages at the collectors of  $Q_3$  and  $Q_4$  are both equal to  $V_{\rm CC}=I_{\rm CQ3}R_5=5-1=4$  V. Then the output voltages are  $4-V_{\rm BE5}=3.4$  V.

The simulation is stored in P9\_82. The midband differential gain turns out to be 10.46 compared to the approximate computed value of 12.5. The bias points agree reasonably well with the approximate analysis. The half-power bandwidth is 1.80 MHz.

### Problem 9.83


See Figure 9.68 on page 637 in the book.

#### Problem 9.84

The Barkhausen criterion for linear oscillators, states that the frequency of oscillation is the frequency for which the loop gain has 0° phase shift. Furthermore, oscillation occurs only if the magnitude of the loop gain exceeds unity. In mathematical terms, the Barkhausen criterion is  $A(f)\beta(f)=1$ .

### Problem 9.85

The op amp and the resistors  $(K-1)R_f$  and  $R_f$  form an ideal voltage amplifier with an open-circuit voltage gain of K.



Analysis of the feedback network yields:

$$\beta(f) = \frac{v_0}{v_{in}} = \frac{1}{3 + j[\omega RC - 1/(\omega RC)]}$$

(Keep in mind that the input is on the right-hand side of the  $\beta$  network and the output is on the left-hand side.) Then the Barkhausen criterion requires  $K\beta(f)=1$ . This eventually yields K=3 (or greater) and  $\omega=1/RC$ .

### Problem 9.86


(a) 
$$\beta(f) = \frac{\frac{R(j\omega L)}{R + j\omega L}}{2R + j\omega 2L + \frac{R(j\omega L)}{R + j\omega L}} = \frac{1}{5 - j[2R/(\omega L) - 2\omega L/R]}$$

Then  $A\beta$  = 1 yields A = 5 (or greater) and  $\omega$  = R/L. Because A is positive, a noninverting amplifier is needed.

(b) 
$$\beta = \frac{R}{3R + j\omega L - j/(\omega C)} = \frac{1}{3 + j[(\omega L/R) - 1/(\omega RC)]}$$

Then  $A\beta = 1$  yields A = 3 (or greater) and  $\omega = 1/\sqrt{LC}$ . Because A is positive, a noninverting amplifier is needed.

(c) The feedback network is:



Our approach is to assume that the output  $v_x$  is 1 V and to work back though the circuit to determine  $v_y$ . Then  $\beta = 1/v_y$ . This yields:

$$\beta = \frac{1}{1 - 5R^2 \omega^2 c^2 + j(6R\omega c - R^3 \omega^3 c^3)}$$

Finally setting  $A\beta = 1$  yields A = 29 or greater and  $\omega = \sqrt{6}/(RC)$ . Thus a noninverting amplifier is needed.

(d) Here our approach is to set the loop gain to unity.


$$A \left( \frac{R}{R + 1/(j\omega C)} \right)^{3} = 1$$

$$\frac{AR^{3}}{R^{3} + 3R^{2}/(j\omega C)^{-3R/(\omega C)^{2} - 1/(j\omega C)^{3}} = 1$$

This yields  $\omega = 1/(RC\sqrt{3})$  and A = -8. Thus an inverting amplifier with gain magnitude greater than 8 is required.

## Problem 9.87

(a) The feedback network is:




Applying the current division principle, we have

$$\beta = \frac{I_1}{I_2} = \frac{\frac{R/(j\omega C)}{R+1/j\omega C}}{2R+1/(j\omega C) + \frac{R/(j\omega C)}{R+1/j\omega C}} = \frac{1}{4+j[2\omega RC-1/(\omega RC)]}$$

Then setting  $A_i\beta=1$ , yields  $A_i=4$  (noninverting) and  $\omega=1/[RC\sqrt{2}]$ .

(b) The feedback network is




$$V = I_2 \times \frac{1}{1/(j\omega L) + j\omega C + 1/R + 1/(2R)}$$

$$I_1 = V/2R = I_2 \times \frac{1}{2R[1/(j\omega L) + j\omega C + 1/R + 1/(2R)]}$$

$$\beta = \frac{I_1}{I_2} = \frac{1}{3 + j[2\omega RC - 2R/(\omega L)]}$$

Then setting  $A_i \beta = 1$  yields  $A_i = 3$  (noninverting) and  $\omega = 1/\sqrt{LC}$ .

(a) The feedback network is:



$$\beta = \frac{I_1}{V_2} = \frac{1}{R + j(\omega L - 1/\omega C)}$$

Setting  $R_m \beta = 1$ , yields  $R_m = R$  and  $\omega = 1/\sqrt{LC}$ 


(b) The feedback network is:

$$I_{1} = \frac{I/(j\omega 2C)}{R + 1/(j\omega 2C)} = \frac{v_{2} \frac{1/(j\omega 2C)}{R + 1/(j\omega 2C)}}{1/(j\omega C) + R + \frac{R/(j\omega 2C)}{R + 1/(j\omega 2C)}}$$

$$\beta = \frac{I_1}{V_2} = \frac{1}{4R + j[2R^2\omega C - 1/(\omega C)]}$$

Setting  $R_m \beta = 1$  yields  $R_m = 4R$  and  $\omega = 1/(RC\sqrt{2})$ .

(a) The feedback network is:




$$v_2 = I_2 \frac{1}{1/3R + j\omega C + 1/(j\omega L)}$$
  $v_1 = v_2/3$ 

$$\beta = \frac{v_1}{I_2} = \frac{1}{1/R + j3(\omega C - 1/\omega L)}$$

Setting  $G_{m}\beta$  = 1 yields  $G_{m}$  = 1/R and  $\omega$  = 1/\(\bar{1}C\).

(b) The feedback network is:




$$\beta = \frac{v_1}{I_2} = \frac{1}{1/R - 5\omega^2 c^2 R + j(6\omega c - \omega^3 c^3 R^2)}$$

Setting  $G_{m}\beta = 1$  yields  $G_{m} = -29/R$  and  $\omega = \sqrt{6}/RC$ .

## Problem 9.90

See Figure 9.73 on page 641 in the book.

With  $R_2 = 2R_1$ , the low-frequency closed loop gain of the amplifier is 3, and the closed-loop half-power bandwidth is  $f_{\rm t}/3$ . The Bode magnitude and phase plots for the closed-loop gain are:



The phase shift departs from zero at approximately  $f_{\rm t}/30$ . We conclude that if the frequency of oscillation exceeds  $f_{\rm t}/30$  the op amp will significantly influence the frequency.

### Problem 9.92

In Exercise 9.25 we determined that the gain requirement is given by

$$A = 1 + R_2/R_1 \ge 1 + \frac{R_A}{R_B} + \frac{C_B}{C_A}$$

Rearranging we have

$$R_2 \ge R_1 \left[ \frac{R_A}{R_B} + \frac{C_B}{C_A} \right]$$


Assuming 5%-tolerance components and that the nominal value of  $R_1$  is 10  $k\Omega,$  the largest value of right-hand side of this inequality becomes

$$R_2 = 1.05 \times 10 \text{ k}\Omega \times \left[\frac{1.05}{0.95} + \frac{1.05}{0.95}\right] = 23.2 \text{ k}\Omega$$

To ensure that the actual value of  $\rm R_2$  always exceeds the required value, we must choose the nominal value of  $\rm R_2$  to be 27  $k\Omega$  .

### Problem 9.93


Here is one answer:



All resistors and capacitors are 5%-tolerance. The simulation is stored in the file named P9 93.

### Chapter 10

#### Exercise 10.1



## Exercise 10.2

$$T_{\text{Jmax}} = 175^{\circ}\text{C}$$
  $P_{\text{Dmax}} = 15 \text{ W @ } T_{\text{C}} = 25^{\circ}\text{C}$   $P_{\text{D}} = 5 \text{ W}$   $\theta_{\text{CS}} = 1^{\circ}\text{C/W}$   $\theta = 5^{\circ}\text{C/W}$ 

(a) 
$$\theta_{JC} = \frac{T_{Jmax} - 25}{P_{Dmax} @ T_{C} = 25^{\circ}} = \frac{175 - 25}{15} = 10^{\circ} C/W$$

(b) 
$$\theta_{JA} = \theta_{JC} + \theta_{CS} + \theta_{SA} = 10 + 1 + 5 = 16^{\circ}\text{C/W}$$
 $T_{J} = T_{A} + P_{D}\theta_{JA} = 50 + 5 \times 16 = 130^{\circ}\text{C}$ 
 $T_{C} = T_{A} + P_{D}\theta_{CA} = 50 + 5(1 + 5) = 80^{\circ}\text{C}$ 

(c) 
$$T_A = T_J - P_D \theta_{JA} = 175 - 5(16) = 95^{\circ}C$$

### Exercise 10.3

(a) 
$$I_{Aavg} = \frac{1}{T} \int_{0}^{T} i_{A}(t) dt = \frac{1}{T} \int_{0}^{T/2} 1 dt = 0.5 A$$

$$P_{A} = V_{A}I_{Aavg} = 5 W$$

(b) 
$$p_B(t) = v_B(t)i_B(t) = 0$$
 for all t Therefore  $P_B = 0$ .

(c) 
$$P_{C}(t) = V_{C}(t)i_{C}(t)$$

$$P_{C}(t) = V_{C}(t)i_{C}(t)$$

$$P_{C}(t) = V_{C}(t)i_{C}(t)$$

$$Sx | D^{4}t$$

$$P_{C} = \frac{1}{T} \int_{0}^{T} P_{C}(t) = \frac{1}{T} \int_{0}^{T/2} 5x | D^{4}t dt = \frac{1}{T} \left[ \frac{5x | D^{4}t^{2}}{2} \right]_{0}^{T/2}$$

$$= \frac{1}{T} \frac{5x | D^{4}}{2} = 6.25x | D^{3}T$$

$$= 6.25x | D^{3}x | 2x | D^{-3} = | 2.5w$$

#### Exercise 10.4

 $P_{O}$  = 0 because of zero signal amplitude  $P_{CC}$  =  $P_{EE}$  =  $V_{CC}I_{bias}$  = 12.85 × 1.58 = 20.3 W  $P_{bias}$  =  $V_{EE}I_{bias}$  = 12.85 × 1.58 = 20.3 W  $P_{Q1}$  =  $P_{CC}$  +  $P_{EE}$  -  $P_{O}$  = 20.3 W

### Exercise 10.5

For an open-circuit load, very little current flows through the diodes. Then the voltage across the filter capacitor approaches the peak ac input. Thus  $v_{\text{C}}\cong 30~\text{V}$  dc. However, the regulator maintains the load voltage at 15 V dc.

### Exercise 10.6

Many correct answers exist. One possibility is to change the value of  $\rm R_2$  to 8 k $\Omega$ . (We assume that  $\rm R_2$  is adjustable so it need not be a standard value.) The simulation is stored in the file named Exer10\_6.

#### Exercise 10.7

- (a) For the circuit of Figure 10.36a, the output of the op amp is at least 0.5 lower than  $\rm V_A$ . Furthermore  $\rm V_B$  must be  $\rm 2V_{BE}$  lower than the op amp output for the transistors to be in the active region. Thus the minimum value for  $\rm V_{AB}$  (which is the dropout voltage) is 1.9 V.
- (b) For the circuit of Figure 10.36b, the minimum value of  $V_{
  m AB}$  is the saturation voltage of the BJT, which is approximately 0.2 V.

### Exercise 10.8

There is a misprint in the statement of the Exercise, it should refer to Example 10.8. See Figure 10.42 on page 717 in the book. The simulation is stored in the file named Fig10\_42b. Using SPICE, we find that the secondary current is approximately 2.6 A rms {request a plot of rms[i(D1) + i(D2)]}, the capacitor current is approximately 2.25 A rms, and the minimum load voltage is 9.5 V.

### Problem 10.1

Assuming steady-state thermal conditions, the junction-tocase thermal resistance is temperature differential (i.e., the difference between the junction temperature and the case temperature) divided by the average power dissipation of the device.

### Problem 10.2

As device designers we control junction-to-case thermal resistance by placing the chip in good thermal contact with a massive metal case. Also if the junction is of large area, the power dissipation is spread out reducing the peak temperature rise.

As circuit designers, we choose devices that have sufficiently low junction-to-case thermal resistance. Then we minimize the case-to-ambient thermal resistance by our choice of a heat sink and its mounting Furthermore, we make sure, perhaps by using thermally conductive grease, that the device case is in good thermal contact with the heat sink.

Sometimes we use a mica washer between the case of a power BJT and the heat sink to provide electrical insulation between the collector (which may be electrically connected to the case) and the heat sink.

#### Problem 10.4

Heat sinks should be mounted in a location and in an orientation that maximizes air flow over the fins of the sink.

#### Problem 10.5

A typical power-derating curve for a power transistor is shown in Figure 10.3 on page 670 in the book.

#### Problem 10.6

We assume that the junction is at its maximum allowed temperature for  $T_{C}=25^{\circ}$  and  $P_{D}=40$  W. Thus we have

$$\theta_{\rm JC} = (T_{\rm J} - T_{\rm C})/P_{\rm D} = 3.75^{\circ} {\rm C/W}$$

### Problem 10.7

- (a) The junction-to-case thermal resistance is minus the inverse of the slope of the derating curve, which is  $150^{\circ}/(100 \text{ W}) = 1.5^{\circ}\text{C/W}$ .
- (b) The maximum junction is the intersection of the derating curve with the temperature axis. Thus  $T_{\rm Jmax} = 200\,^{\circ}{\rm C}$ .


### Problem 10.8

(a) 
$$\theta_{JC} = (T_{Jmax} - T_C)/P_{Dmax} = (200 - 25)/15 = 11.67°C/W$$

(b) 
$$T_{Jmax} = (\theta_{JC} + \theta_{CS} + \theta_{SA})P_D + T_A$$
  
 $\theta_{SA} = (T_{Jmax} - T_A)/P_D - \theta_{JC} - \theta_{CS}$   
 $= (200 - 75)/5 - 11.67 - 1$   
 $= 12.33^{\circ}C/W$ 

(c) 
$$T_C = T_A + P_D(\theta_{CS} + \theta_{SA}) = 75 + 5(1 + 12.33) = 141.7°C$$

(a)



- (b) T<sub>Jmax</sub> = 275°C (This is a very high value.)
- (c)  $\theta_{TC} = 5^{\circ}C/W$

### Problem 10.10

The third sentence of the problem should read: "The case-to-sink thermal resistance is  $\theta_{\rm CS} = 0.5\,^{\circ}{\rm C/W.}$ " Then we have

$$\theta_{JC} = (T_{Jmax} - T_C)/P_D = (200 - 25)/20 = 8.75^{\circ}C/W$$
 $\theta_{JA} = \theta_{JC} + \theta_{CS} + \theta_{SA} = (T_J - T_A)/P_D$ 
 $\theta_{JA} = 8.75 + 0.5 + \theta_{SA} = (150 - 50)/5 = 20$ 
 $\theta_{SA} = 10.75^{\circ}C/W$ 

### Problem 10.11

$$T_J = (0.7 - 0.5)/0.0025) + 25 = 105^{\circ}C$$
  
 $\theta_{JA} = (T_J - T_A)/P_D = (105 - 30)/(0.5) = 45^{\circ}C/W$ 

### Problem 10.12

(a) From page 867 we find that  $P_{\rm Dmax}=1.2$  W at a case temperature of 25°C. This is to be derated at 6.85 mW/°C. The junction-to-case thermal resistance is  $\theta_{\rm JC}=1/(6.85\times 10^{-3})=146$ °C/W. (The thermal resistances are denoted as  $R_{\theta\rm JC}$  and  $R_{\theta\rm JA}$  on the data sheet, and their values are interchanged.)

- (b) For an ambient temperature of 25°C,  $P_{Dmax} = 0.4 \text{ W}$  derated by 2.28 mW/°C. Thus the junction to ambient thermal resistance is  $\theta_{JA} = 1/(2.28 \times 10^{-3}) = 439 ^{\circ}\text{C/W}$ .
- (c)  $P_{Dmax} = 0.4 (75 25)(2.28 \times 10^{-3}) = 0.286 \text{ W}$ Problem 10.13

Compared to small-signal BJTs, power BJTs have larger junction areas, larger junction capacitances, lower  $\beta$ s, larger leakage currents, lower  $f_+$ 's, and larger more massive cases.

### Problem 10.14

As temperature increases,  $V_{BEQ}$  decreases, the leakage current  $I_{CBO}$  increases, and  $\beta$  increases. In most power amplifiers, all of these effects tend to raise  $I_{CQ}$  and dissipated power which leads to higher temperature and even higher values of  $I_{CQ}$  and  $P_D$ . In extreme cases, this can lead to thermal runaway and destruction of the device.

### Problem 10.15

The maximum ratings to consider for a power BJT include junction temperature, collector current, collector-to-emitter voltage, and second breakdown.

### Problem 10.16

Second breakdown occurs in BJTs with higher collector-toemitter voltages that concentrate the current in a small part of the junction. This causes localized overheating of part of the junction.

### Problem 10.17

Power MOSFETs require very little drive current (i.e., gate current) compared to that of power BJTs. Switching times are generally shorter for power MOSFETs than for power BJTs. Furthermore, at higher currents, drain current of a power MOSFET tends to decrease with temperature, which makes MOSFETs less likely than BJTs to experience thermal runaway.

$$P_{Dmax} = I_{Cmax}V_{CE} = (T_{Jmax} - T_A)/\theta_{JA}$$

$$I_{Cmax} = (T_{Jmax} - T_A)/(\theta_{JA}V_{CE}) = (150 - 50)/(3 \times 25) = 1.33 A$$

## Problem 10.19

In a class-A amplifier, current flows through the transistors for the entire signal cycle (360°).

#### Problem 10.20


See Figure 10.11 on page 680 in the book.

### Problem 10.21

If either the current or the voltage is constant with time, the average power is the product of the average current and the average voltage. If both the current and the voltage vary with time, the average power dissipation is not equal to the product of average current and average voltage in general.

#### Problem 10.22

 $I_{CQ2}$  = (15 - 0.7)/(5 k $\Omega$ ) = 2.86 mA =  $I_{CQ3}$  =  $I_{CQ1}$ . For  $Q_1$  at cutoff,  $V_L$  = -2.86 mA × 1 k $\Omega$  = -2.86 V. For  $Q_1$  in saturation,  $V_L$  =  $V_{CC}$  -  $V_{CE1sat}$  = 14.8 V.



When  $A_3 = 2A_2$ ,  $I_{CO3} = 2 \times 2.86 = 5.72 \text{ mA}$ .

$$P_{Q1} = \frac{1}{T} \int_{0}^{T} v_{CE1}(t) i_{C1}(t) dt$$

 $P_{Q1} = \frac{1}{T} \int_{0}^{T} [12.65 - 12.65 \sin(2000\pi t)][1.58 \sin(2000\pi t) + 1.58]dt$ 

$$P_{Q1} = \frac{1}{T} \int_{0}^{T} 20 dt - \frac{1}{T} \int_{0}^{T} 20 sin^{2} (2000\pi t) dt$$

[We have made use of the fact that  $\frac{1}{T} \int_{0}^{T} \sin(2000\pi t) dt = 0.$ ]

Using the trigonometric identity  $2\sin^2(x) = 1 - \sin(2x)$ , we have

$$P_{Q1} = \frac{1}{T} \int_{0}^{T} 20 dt - \frac{1}{T} \int_{0}^{T} 10 - 10 \sin(4000\pi t) dt$$


$$= 20 - 10$$


$$= 10 \text{ W}$$

We have  $I_{Clavg} = 1.58$  and  $V_{CEavg} = 12.65$ . Thus  $I_{Clavg}^{V}_{CEavg} = 20$  W which is <u>not</u> equal to  $P_{O1}$ .

## Problem 10.24

See the circuit diagram on the next page. For  $v_0=\pm 5~V$  we have  $i_0=\pm 10~mA$ . Therefore we must choose  $I_{CQ3}=10~mA$ . (We are designing for minimum supply current, however in a more realistic situation, we would allow significant design margin.) We choose  $I_{ref}=1~mA$ ,  $A_2=1~and~A_1=A_3=10$ . The resistance is  $R=(10-V_{BE2})/(1~mA)=9.3~k\Omega$ .






$$P_{o} = \frac{1}{T} \int_{0}^{T} [v_{o}^{2}(t)/R_{L}]dt = 225 \text{ mW}$$

$$\eta = (P_{o}/P_{in}) \times 100\% = [P_{o}/(P_{CC} + P_{EE})] \times 100\% = 50\%$$

$$P_{bias} = P_{CC} + P_{EE} - P_{o} - P_{Q1} = 225 \text{ mW}$$

(b) For  $v_o(t) = 15\sin(\omega t)$ , we have



$$P_{CC} = V_{CC}I_{Clavg} = (15 \text{ V}) \times (15 \text{ mA}) = 225 \text{ mW}$$

$$P_{EE} = V_{EE}I_{bias} = 225 \text{ mW}$$

$$P_{o} = (V_{o,rms})^{2}/R_{L} = (15/\sqrt{2})^{2}/1000 = 112.5 \text{ mW}$$

$$P_{bias} = I_{bias}(V_{oavg} + V_{EE}) = (15 \text{ mA}) \times (0 + 15) = 225 \text{ mW}$$

$$P_{Q1} = P_{CC} + P_{EE} - P_{bias} - P_{o} = 112.5 \text{ mW}$$

$$\eta = [P_{o}/(P_{CC} + P_{EE})] \times 100\% = 25\%$$

(a) 
$$I_{CCavg} = \frac{1}{T} \int_{0}^{T} i_{CC}(t) dt$$

$$= \frac{1}{T} \int_{0}^{T} [4 + 2\sin(\omega t)] dt = 4 A$$

(b) 
$$I_{CCavg} = \frac{1}{T} \int_{0}^{2T/3} 5 dt + \frac{1}{T} \int_{2T/3}^{T} 2 dt = 4 A$$

(c) 
$$I_{CCavg} = 0.5 \text{ A}$$
  $P_{CC} = 7.5 \text{ W}$ 

## Problem 10.27

$$v(t) = V_{DC} + V_{m} sin(\omega t)$$

$$i(t) = V_{DC}/R + (V_m/R) sin(\omega t)$$

$$P_{avg} = \frac{1}{T} \int_{0}^{T} v(t)i(t)dt$$

$$= \frac{1}{T} \left[ \int_{0}^{T} (V_{DC}^{2}/R) dt + (2V_{m}V_{DC}/R) \int_{0}^{T} \sin(\omega t) dt + V_{m}^{2}/R \int_{0}^{T} \sin^{2}(\omega t) dt \right]$$

$$= V_{DC}^{2}/R + 0 + V_{m}^{2}/2R \int_{0}^{T} [1 + \sin(2\omega t)] dt$$

$$= V_{DC}^2/R + V_m^2/2R$$

$$= P_{DC} + P_{AC}$$

(a) The peak load current is  ${}^{\pm V}_{CC}/{}^{R}_{L}$  when one transistor is on the edge of saturation and the other is on the edge of cutoff. Thus the bias currents are  ${}^{I}_{CQ1} = {}^{I}_{CQ2} = {}^{I}_{o,peak} = {}^{V}_{CC}/{}^{R}_{L}$ .

$$P_{in} = 2V_{CC}I_{CQ} = 2V_{CC}^2/R_L$$
  $P_o = V_{o,rms}^2/R_L = V_{CC}^2/(2R_L)$   
 $\eta = (P_o/P_{in}) \times 100\% = 25\%$ 

(b) For  $P_0 = 50 = V_{CC}^2/(2R_L)$  we have  $V_{CC} = 28.3$  V and  $I_{CQ} = I_{O,peak} = V_{CC}/R_L = 3.54$  A.

### Problem 10.29

See Figure 10.22 on page 693 in the book.

#### Problem 10.30

See Figure 9.10 on page 565 in the book.

### Problem 10.31

Two reasons that we don't rely entirely on negative feedback to eliminate crossover distortion are that it requires a very high loop gain to eliminate severe distortion. Very high loop gain requires added complexity and makes frequency compensation more difficult. Another reason is that if no bias is included in the class-B circuit, the output of the driver must slew very rapidly when one transistor turns off and the other turns on.

### Problem 10.32

See Figure 10.21 on page 692 in the book.

#### Problem 10.33

For a sinusoidal signal the maximum efficiency of a class-A amplifier is 25%. For class-B amplifiers it is  $(\pi/4) \times 100\% \cong 78.5\%$ . (We are assuming that the saturation voltages of the transistors are negligible.)

The capacitor is included so the feedback ratio is unity for dc, which results in unity closed-loop gain for any dc offsets that may be present, thereby reducing the dc voltage applied to the load.

### Problem 10.35

(a) Neglecting saturation voltages, the peak output voltage is equal to  $\mathbf{V}_{\text{CC}}^{}\cdot$  Thus we have

$$P_o = 50 = (V_{CC}/\sqrt{2})R_L$$
  
 $V_{CC} = 28.3 \text{ V}$ 

- (b) The peak collector current equals the peak load current which is  $(28.3 \text{ V})/(8 \Omega) = 3.54 \text{ A}$ . The peak current rating of the transistors should be larger than this value.
- (c) When the load voltage reaches its peak value V<sub>CC</sub>, we have

$$|V_{CE2max}| = V_{CC} + V_{EE} = 56.6 \text{ V}$$

The peak V<sub>CE</sub> ratings of the transistors should exceed this value.

(d) The peak power dissipated in the transistors (assuming a sinusoidal signal) is given by Equation 10.40 on page 696 in the book.


$$P_{DQ1max} = P_{DQ2max} = (2/\pi^2) P_{omax}$$
  
=  $(2/\pi^2) 50$   
= 10.1 W

Thus the thermal design should accommodate at least 10.1 W without exceeding the maximum junction temperatures of the devices.

### Problem 10.36

Following the approach of Problem 10.35 for  $R_{L}=50~\Omega,$  we find  $V_{CC}=70.7~V,~I_{Cpeak}=1.41~A,~V_{CEmax}=141~V,$  and  $P_{DQmax}=10.1~W.$ 


(a)



(b) 
$$P_{in} = V_{CC}I_{Clavg} + V_{EE}I_{C2avg} = 2V_{CC}I_{Clavg} = V_{CC}V_{m}/R_{L}$$

$$P_{o} = V_{m}^{2}/R_{L} \quad P_{DQ1} = P_{DQ2} = (P_{in} - P_{o})/2 = V_{m}(V_{CC} - V_{m})/(2R_{L})$$

$$\eta = (P_{o}/P_{in}) \times 100\% = (V_{m}/V_{CC}) \times 100\%$$



The maximum efficiency is 100%.

(d) For a very low frequency, we should design the heat sink to accommodate the peak power dissipated rather than the average, because thermal conditions will reach steady state during the interval of peak power dissipation. The peak power dissipation for  $Q_1$  occurs for  $V_m = V_{CC}/2$ .

$$P_{Qlmax} = (V_{CC}/2) \times V_{CC}/(4R_L) = V_{CC}^2/(8R_L) = 3.51 W$$

### Problem 10.38

(a) If we neglect  $V_{CEsat}$ , at peak output signal, we have  $V_{o,peak} = V_{CC} - V_{RE1} = 13.5 \text{ V}$   $I_{o,peak} = V_{o,peak}/R_{L} = 1.69 \text{ A}$   $R_{E1} = (1.5 \text{ V})/I_{o,peak} = 0.89 \Omega$ 

(b) 
$$I_{B1,peak} = I_{C1,peak}/\beta_{min} = 33.8 \text{ mA}$$
  
 $I = 2I_{B1,peak} = 67.6 \text{ mA}$ 

(c) 
$$I_2 = I/4 = 16.9 \text{ mA}$$

$$R_2 = V_{BE3}/I_2 = (0.6 \text{ V})/(16.9 \text{ mA}) = 35.5 \Omega$$

If we tried to make  $I_2=2I$  then  $Q_3$  will be in cutoff. If we make  $I_2=I/100$ , then the base current of  $Q_3$  will have a large effect and  $V_{\text{CE}3}$  will depend on  $\beta_3$ . Because  $\beta$  varies considerably from unit-to-unit, some of the circuits may be improperly biased.

- (d) Neglecting  $I_{B3}$ ,  $R_1 = R_2 = 35.5 \Omega$ .
- (e) Simulation file name:  $P10_38$ . The total harmonic distortion for various values of  $R_1$  are shown in the table:

$R_1$ $(\Omega)$	0	15	35.5	55
THD %	1.6	0.97	0.13	0.59

For the class-A circuit, the impedance seen looking into the primary of the transformer is 8  $\Omega$  for the ac signal and zero for dc. Thus  $V_{\rm CEO3} = V_{\rm CC}$ .

(a) 
$$I_{CO3} = (15 \text{ V})/(8 \Omega) = 1.88 \text{ A (minimum)}$$


(b) 
$$P_D = P_{in} = V_{CC}I_{CQ3} = 28.1 \text{ W (Class A)}$$
  
 $P_D = P_{in} = 0 \text{ (Class B)}$ 

(c) 
$$P_{\text{omax}} = (15/\sqrt{2})^2/R_L = 14.1 \text{ W for either circuit.}$$

(d) Class A: 
$$P_{in}$$
 is constant with output signal amplitude.  $\eta = (P_{o}/P_{in}) \times 100\% = (1.41/28.1) \times 100\% = 5\%$ 


Class B: For 
$$P_0 = 1.41 \text{ W}$$
 we have  $V_m = 4.75 \text{ V}$ .  
 $\eta = (V_m \pi)/(4V_{CC}) \times 100 \text{ %}$  (This is Equation 10.39.)  
= 24.9%

## Problem 10.40



To eliminate most of the crossover distortion,we need to have  $V_{b1} \cong 1.4$  and  $V_{b2} \cong 0.7$  V.

(b)



(c) The current and voltage waveforms for each transistor are similar to those of the class-B amplifier of Figure 10.22 on page 693. For example, Q1 carries a half sine wave of current and its collector-to-emitter voltage is  $v_{CE}(t) = v_{CC} - v_{o}$ , exactly like  $Q_1$  in Figure 10.22. The power dissipation for  $Q_1$  is given by Equation 10.37 on page 695.

$$P_{DQ1} = \frac{V_{CC}V_{m}}{\pi R_{L}} - \frac{V_{m}^{2}}{4R_{L}}$$

We need to know the peak power dissipation to determine the specifications for  $Q_1$ . Thus we set the derivative with respect to  $V_m$  equal to zero and solve for  $V_m$ .

$$\frac{dP_{DQ1}}{dV_{m}} = 0 = \frac{V_{CC}}{\pi R_{L}} - \frac{2V_{m}}{4R_{L}} \Rightarrow V_{m} = 2V_{CC}/\pi$$

Substituting this into the expression for PDO1 we have an expression for the maximum power dissipation.

 ${\rm P_{DQ1max}} = {\rm V_{CC}^2/(\pi^2R_L)} = 2.85~{\rm W}$  The peak collector-to-emitter voltage for Q is approximately  $2V_{CC}$ . The peak collector current is approximately 15/8 = 1.88 A. The conditions for  $Q_3$  are similar to those for  $Q_1$  except that its collector current is  $1/\beta_1$  = 0.1 times as large.

The approximate peak ratings for the transistors (leaving very little design margin) are shown in the table:

	ICmax	P <sub>Dmax</sub>	V <sub>CEmax</sub>
Q <sub>1</sub>	1.88 A	2.85 W	30 V
$Q_2$		2.85 W	30 V
$Q_3$	0.188 A	0.285 W	30 V
$Q_4$	0.188 A	0.285 W	30 V

## Problem 10.41

See Figure 10.30 on page 702 in the book.

## Problem 10.42

See Figure 10.31 on page 704 in the book.

## Problem 10.43

The emitter and collector terminals of a series pass transistor are connected to the raw power supply and to the load. The load current is the collector/emitter current of the pass transistor. The 2N2222 transistor in Figure 10.32 on page 704 is an example of a series pass transistor. Some alternative configurations are shown in Figure 10.36 on page 708 in the book.

## Problem 10.44

Dropout voltage is the minimum difference between input voltage and load voltage for a series regulator in normal operation. When the input voltage drops below the desired load voltage plus the dropout voltage, the load voltage dips.

## Problem 10.45

The regulator is a negative feedback system that acts to drive  $v_i$  to zero. Thus we have  $v_2 = V_{ref}$ . In a good design the

input current to the differential amplifier is negligible compared to the currents through  $\rm R^{}_1$  and  $\rm R^{}_2$ . Thus we have

$$v_2 = \frac{v_L^{R_2}}{R_1 + R_2} = v_{ref}$$

Substituting values and solving we find  $R_1 = 20 \text{ k}\Omega$ .

# Problem 10.46

The load voltage is maintained at three times the reference voltage. Thus the load contains 15 mV of peak-to-peak ripple. As temperature increases, the load voltage increases by 24 mV/°C.

## Problem 10.47

Equation 10.48 on page 703 gives the load voltage:

$$v_{L} = \frac{v_{C}}{A\beta + 1} + \frac{AV_{ref}}{A\beta + 1}$$

Thus the ripple component of the load voltage will be

$$V_{L,ripple} = \frac{V_{C,ripple}}{A\beta + 1}$$

We substitute  $V_{L,ripple} = 10^{-3}$ ,  $V_{C,ripple} = 2$  V and  $\beta = 1/3$ . Then solving, we obtain A  $\cong$  6000.

# Problem 10.48

For 
$$V_L = 15 \text{ V}$$
:  
 $P_{in} = V_{in}I_L = 20 \times 1 = 20 \text{ W}$   
 $P_o = V_LI_L = 15 \text{ W}$   
 $\eta = (P_o/P_{in}) \times 100\% = 75\%$ 

For 
$$V_L = 5 V$$
:  
 $P_{in} = 20 W$   $P_{o} = 5 W$   $\eta = 25$ %


(a) For  $D_1$ :  $I_{DQ1} = (20 - 5)/10^4 = 1.5 \text{ mA}$ . The small-signal equivalent circuit is:

$$\frac{1}{r_{P}} = \frac{10 \, \text{k.s.}}{r_{P}} = 2 \frac{r_{A}}{R_{1} + r_{A}} \approx 10 \, \text{mV}$$

(b) For the transistor,  $I_{EQ} = (5 - 0.7)/4700 = 0.915$  mA,  $I_{BQ} = I_{EQ}/(\beta + 1) = 9.06$   $\mu$ A and  $I_{CQ} = 0.906$  mA.  $r_{\pi} = \beta V_{T}/I_{CQ} \approx 2870$   $\Omega$ .

$$I_{DQ2} = 15/10^4 - I_{BQ} = 1.49 \text{ mA}$$
  
 $I_{DO3} = I_{CO} = 0.906 \text{ mA}$ 

The small-signal equivalent circuit is:



We will see that the base current  $i_b$  is too small to significantly affect the value of  $v_2$ . Thus we have

$$v_2 \cong 2 \times \frac{r_{d2}}{R_2 + r_{d2}} = 10 \text{ mV}$$

$$v_2 + r_{\pi}i_b + R_3(\beta + 1)i_b = 0$$


$$i_b = -\frac{v_2}{r_\pi + (\beta + 1)R_3} = -21 \text{ nA}$$

$$v_0 = -\beta i_b r_{d3} = 0.105 \text{ mV peak-to-peak ripple}$$

Thus circuit (b) has much better ripple rejection.

## Problem 10.50

The input connections to the op amp do not need to be reversed as suggested in the problem. We remove the op amp, reduce the value of  $\mathrm{C}_{\mathrm{F}}$  to take advantage of smaller size and cost, and change the value of  $\mathrm{R}_2$ . The circuit diagram is shown below and the simulation is stored in the file named P10 50. As simulated, the output voltage is 15.4 V, however if  $\mathrm{R}_2$  is adjustable, we could achieve exactly 15 V.



## Problem 10.51

The important functions of the transformer are to adjust the input voltage to the rectifier and to isolate the load from the ac power system.

Important transformer ratings are the regulation, voltage, and current ratings.

## Problem 10.53

Regulation = 
$$\frac{V_{oc} - V_{fl}}{V_{fl}} \times 100\%$$

where  ${\rm V_{oc}}$  is the open-circuit secondary voltage, and  ${\rm V_{fl}}$  is the full load secondary voltage with a resistive load drawing rated current.

# Problem 10.54

Important ratings to consider for the diodes in a rectifier are the peak-current and peak-inverse-voltage (PIV) ratings.

## Problem 10.55

The ratings to consider in selecting a capacitor are its capacitance, voltage rating, and rms ac current rating.

# Problem 10.56

See Figure 10.37 on page 709 in the book.


## Problem 10.57

Regulation = 
$$\frac{V_{oc} - V_{fl}}{V_{fl}} \times 100\%$$

Substituting  $V_{fl}$  = 24 and regulation = 15% and then solving, we have  $V_{oc}$  = 27.6 V.

$$R_{th} = (V_{oc} - V_{fl}) = 1.8 \Omega$$

The Thévenin equivalent circuit is:



The minimum input to the regulator must be  $v_{in,min}=16+2$  = 18 V. Let  $v_s=$  peak open-circuit secondary voltage at a line voltage of 105 V rms. Allowing 3 V for drop across the transformer resistance and design margin, we estimate

$$v_s = v_{in,min} + 2v_{diode} + 3 = 24 V$$

Then at a line voltage of 120 V, the peak open-circuit secondary voltage is 24 × (120/105) = 27.4 V. Assuming a transformer with a 10% regulation rating, the rated secondary voltage (under load) is  $v_{s,peak} = (27.4/1.1)/\sqrt{2} = 17.6 \text{ V rms}$ . Using the estimate for the rms secondary current given in Figure 10.37b on page 709 in the book, we have  $I_{t,rms} \stackrel{\text{\tiny \'em}}{=} 1.8 I_{Lavg} = 0.54$  A. We should allow some design margin so a secondary current rating of at least 0.75 A rms would seem prudent.

# Problem 10.59

The minimum input to the regulator must be  $v_{in,min}=16+2$  = 18 V. Let  $v_s=$  peak open-circuit secondary voltage at a line voltage of 105 V rms. Allowing 3 V for drop across the transformer resistance and design margin, we estimate

$$v_s = v_{in,min} + v_{diode} + 3 = 22.5 v$$

Then at a line voltage of 120 V, the peak open-circuit secondary voltage is 22.5 × (120/105) = 25.7 V. Assuming a transformer with a 10% regulation rating, the rated secondary voltage (under load) is  $v_{s,peak} = (25.7/1.1)/\sqrt{2} = 16.5$  V rms (for each half of the secondary winding). Using the estimate for the rms secondary current given in Figure 10.37c on page 709 in the book, we have  $I_{t,rms} \cong 1.2I_{Lavg} = 0.36$  A. We should allow some design margin so a secondary current rating of at least 0.5 A rms would seem prudent.


The simulations are stored in the files named P10\_60a and P10\_60b. To find the rms value of the current, we request Probe to plot rms(i(d1)) and use the cursor to determine the steady-state value. The results for the two circuits are:

	Isurge	Irms
(a)	3.5 A	0.65 A
(b)	130 A	0.94 A


The point of the problem is that the formulas given for the rms currents in Figure 10.37 on page 709 are rule-of-thumb estimates for component values typically found in power-supply rectifiers.

# Problem 10.61

There are many ways to satisfy the requirements of this problem. One possibility:



The transformer secondary ratings are 20 V rms at  $V_{line} = 120$  V rms and full load, 2 A rms, 10% regulation. The model for the transformer is:




The simulation is stored in the file named P10\_61. The secondary current is approximately 1.8 A rms and the capacitor

current is approximately 1.64 A rms. The capacitor should be rated for a voltage of at least  $20 \times \sqrt{2} \times (130/120) = 30.6 \text{ V}$ .

## Problem 10.62

There are many ways to satisfy the requirements of this problem. One possibility is shown on the next page. We estimate the capacitance required using Equation 3.6 from the book. C =  $I_L T/2V_T = 0.1(1/60)/(2 \times 10) = 83.3 \ \mu F$ . Thus we pick C = 100  $\mu F$  which is a standard value.




Next we estimate the peak open-circuit voltage of the secondary.  $V_{\rm S}=300+V_{\rm T}/2+3+10=318$  V in which we have estimated 1.5 V for diode drops and 10 V for the drop across the transformer resistance. Thus the nominal open-circuit secondary voltage is  $318/\sqrt{2}=225$  V rms. Assuming 10% regulation, the full-load secondary voltage is 225/1.1=205 V rms. Therefore we choose a 205 V rms rating for the secondary. Using the equation from Figure 10.37b we estimate the secondary current as  $1.8I_{\rm L}=0.18$  A. However for higher voltage rectifiers the current flows in very brief pulses and the estimate is too low. Thus we (eventually after several rounds of trial and error) choose a transformer with a current rating of 1.0 A rms. The Thévenin equivalent for the transformer is a 319-V peak sine wave source in series with 20.5  $\Omega$ .

The simulation is stored in the file named P10\_62. The secondary current is approximately 0.9 A rms and the capacitor current is approximately 0.9 A rms. The peak voltage across the

capacitor with high line and no load could be as high as 205  $\times$  1.1  $\times$   $\sqrt{2}$   $\times$  (130/120) = 345 V. The diodes should be rated for a voltage of at least 2  $\times$  205  $\times$  1.1  $\times$   $\sqrt{2}$   $\times$  (130/120) = 690 V. To be on the safe side we selected the 1N4007 which has a PIV of 1000 V.

## Problem 10.63

There are many ways to solve this problem. The circuit diagram for one solution is shown on the next page. The transformer is rated for 15 V rms and 0.5 A. The simulation is stored in the file named P10\_63. Under worst-case conditions, the power dissipation of Q<sub>1</sub> is approximately 700 mW which is too high unless a heat sink is used.



# Problem 10.64

- (a)  $\theta_{JC} = (150 75)/20 = 3.75^{\circ}C/W$
- (b)  $T_{\text{Jmax}}$  is the temperature for zero power dissipation which is  $150^{\circ}\text{C}$ .

# Problem 10.65

- (a) The power dissipation in the regulator is approximately the load current times the difference between the input and output voltages. This is  $P_D = (12 5) \times 0.5 = 3.5 \text{ W}$ .
- (b)  $\theta_{JAmax} = (T_{Jmax} T_A)/P_D = 125/3.5 = 35.7°C/W$
- (c)  $\theta_{SA} = \theta_{JAmax} \theta_{JC} \theta_{CS} = 32.7^{\circ}C/W$

Chapter 11

Exercise 11.1

$$|H(f)| = \frac{H_0}{\int_{1 + (f/f_b)^{2n}}}$$

For f>>fh this becomes


$$|H(f)| \cong H_0(f_b/f)$$

$$|H(f)|_{dB} \cong 20\log H_0 + 20\log(f_b) - 20\log(f)$$

The last term on the right-hand side of this expression shows that the gain magnitude declines at 20 dB/decade.


# Exercise 11.2

Many answers are possible. Three stages must be cascaded. A good choice is to use capacitors in the range from 1000 pF to 0.01  $\mu F$ . With C = 0.01  $\mu F$ , we need R = 3.183 k $\Omega$ .  $R_f$  = 10 k $\Omega$  is a good choice. From Table 11.1 we find the gain values to be 1.068, 1.586, and 2.483. The simulation is stored in the file named Exer11 2. Plots of the gains normalized to their dc values are shown below:



#### Exercise 11.3

Many answers are possible. Three stages must be cascaded. R = 15.92 k $\Omega$  and R<sub>f</sub> = 10 k $\Omega$  are good choices. From Table 11.1, we find the gain values to be 1.068, 1.586, and 2.483. The simulation is stored in the file named Exer11\_3. Plots of the normalized gains are:



## Exercise 11.4

To achieve 30 dB of attenuation one decade below the lower cutoff frequency we need a second-order high-pass filter. Similarly we need a fourth-order low-pass filter. The schematic for one solution can be found in the file named Exer11\_4. Many correct variations of this answer can be created.

## Exercise 11.5


$$Q = f_0/B = 10$$

$$R_3 = \frac{Q}{\pi f_0 C} = \frac{15.92 \times 10^{-3}}{C}$$

$$R_1 = \frac{R_3}{2 H_0} = \frac{R_3}{20}$$

$$R_2 = \frac{R_3}{4Q^2 - 2H_0} = \frac{R_3}{380}$$

We select R $_3$  sufficiently high so that R $_2$  is not too low. For example we choose R $_3$  = 380 k $\Omega$  and then R $_2$  = 1 k $\Omega$ , R $_1$  = 19 k $\Omega$  and C = 41.87 nF. The simulation is stored in the file named Exer11\_5. The circuit diagram is:



## Exercise 11.6

$$Q = \frac{\omega_0^L}{R} \Rightarrow L = \frac{QR}{\omega_0} = \frac{10(100)}{2\pi 10^7} = 15.92 \ \mu\text{H}$$

$$Q = \frac{1}{\omega_0^{CR}} \Rightarrow C = \frac{1}{\omega_0^{QR}} = \frac{1}{2\pi 10^7(10)100} = 15.92 \ \text{pF}$$

$$I = \frac{1/0^{\circ}}{R + j\omega L - j/(\omega C)} = 10/0^{\circ} \ \text{mA}$$

$$V_R = RI = 1/0^{\circ} \qquad V_L = j\omega_0^{LI} = j1000 \times 0.01 = 10/90^{\circ}$$

$$V_C = I/(j\omega_0^C) = 10/-90^{\circ}$$

See Figure 11.24 on page 750 for the phasor diagram.

## Exercise 11.7

$$f_0 = \frac{1}{2\pi\sqrt{LC}} = \frac{1}{2\pi\sqrt{5\pi/0^{-6}\pi/000\pi/0^{-12}}} = 7.12MH_{\frac{1}{2}}$$

$$Q = \frac{W_0L}{R} = 22.4$$

$$B = \frac{f_0}{Q} = 318 \text{ kHz}$$

$$f_L \approx f_0 - \frac{B}{2} = 6.96 \text{ MHz}$$

$$f_R \approx f_0 + \frac{B}{2} = 7.28 \text{ MHz}$$

#### Exercise 11.8

$$Q = \frac{R}{\omega_{o}L} \Rightarrow R = \omega_{o}LQ = 6.28 kz$$

$$\omega_{o} = \frac{1}{\sqrt{LC^{7}}} \Rightarrow C = \frac{1}{\omega_{o}^{2}L} = 25.33 pF$$

$$B = \frac{f_{o}}{Q} = 1 MHz$$

$$f_{L} \approx f_{o} - \frac{B}{Z} = 99.5 MHz$$

$$f_{M} \approx f_{o} + \frac{B}{Z} = 100.5 MHz$$

# Exercise 11.9

$$f_{0} = \frac{1}{2\pi\sqrt{LC}} = 876 \text{ kHz}$$

$$Q = \frac{R}{\omega_{0}L} = 54.5 \quad B = \frac{f_{0}}{Q} = 16.1 \text{ kHz}$$

$$f_{L} \approx f_{0} - \frac{B}{a} = 868 \text{ kHz}$$

$$f_{H} \approx f_{0} + \frac{B}{a} = 884 \text{ kHz}$$

#### Exercise 11.10

(a) 
$$Q_s = \frac{\omega L}{R_s} = 188.5$$
  
Because  $Q_s >>1$   $L_P = L_s = L = 1\mu H$   
 $R_P = Q^2 R_s = 35.5 kg$ 

(b) 
$$Q_s = \frac{\omega L}{R_s} = 125.6$$
  
 $L_p = L_s = 1\mu H$   
 $R_p = Q^2 R_s = 15.8 \text{ kg}$ 

# Exercise 11.11

$$Q = \frac{R_P}{1/\omega c} = \omega c R_P = 2\pi 10^7 100 \times 10^{-12} \times 10^4$$

$$Q = 62.8 \quad \text{Because } Q >> 1$$

$$C_S = C_P = C = 100 \text{pF}$$

$$R_S = \frac{R_P}{Q^2} = 2.53 \text{ L}$$


# Exercise 11.12

$$L = 1mH$$

$$R_{S} = R_{P} \quad Q_{max} = 75 Q 200 kH_{P}$$

$$\frac{\omega L}{R_{S}} = 2 Q_{max} \Rightarrow R_{S} = \frac{\omega L}{2 Q_{max}} = 8.38 \pi$$


$$\frac{R_{P}}{\omega L} = 2 Q_{max} \Rightarrow R_{P} = \omega L 2 Q_{max} = 188.5 R_{A}$$



Both the original circuit and the simplified equivalent are simulated in file Exer11 13. The voltages across the circuits are virtually identical.

# Exercise 11.14

Follow Example 11.8 except with  $f_0 = 5$  MHz and  $P_0 = 10$  W.



For max power transfer (at the resonant frequency)  $Reg = P_S$   $R = Reg | IR_S = 25002$   $Q = \frac{f_o}{B} = \frac{IMH_2}{50RH_2} = 20$   $Q = \frac{R}{\omega_o L} \Rightarrow L = \frac{R}{\omega_o Q} = \frac{2500}{2\pi/0^6(20)} = 19.89\mu H$ 

$$Q = W_0 C_0 R \Rightarrow C_0 = \frac{Q}{W_0 R} = 1273 \rho F$$

$$Q_c = W_0 C_{eq} R_{eq} = 40 \quad (This is the Q of the Ceq Reg combination)$$

$$R_2 = \frac{R_{eq}}{Q_c^2} = \frac{5000}{40^2} = 3.125 \Omega$$

$$R_{LOBB} = Q_2^2 R_2 \Rightarrow Q_2 = \sqrt{\frac{R_{LOBB}}{R_2}} = \sqrt{\frac{500}{3.125}} = 12.65$$

$$Q_2 = W_0 C_2 R_{LOBB} \Rightarrow C_2 = \frac{Q_2}{W_0 R_{LOBB}} = 4026 \rho F$$

$$Ceq = \frac{1}{C_1 + \frac{1}{C_2}} \Rightarrow C_1 = 1862 \rho F$$

Exercise 11.16

$$Q = \frac{f_0}{8} = 50 \quad C = \frac{1}{L \omega_0^2} = 50.7 pF$$

$$R_p = Q_{coil} \omega_0 L = 200(2\pi 10^7) 5 \times 10^{-6} = 62.8 kg$$

$$R = Q_{coil} \omega_0 L = 15.7 kg$$

$$R = R_L ||R_p||_{Y_d} \Rightarrow R_L = \frac{1}{\frac{1}{R} - \frac{1}{R_p} - \frac{1}{Y_d}} = -1.857 Mg$$

$$Negative R_L \text{ is not possible. Thus } L = 5 \mu \text{H is not a good choice.}$$

5µH 
$$\frac{3}{8}$$
  $\frac{1}{100pF}$   $\frac{3}{8}$   $\frac{1}{100pF}$   $\frac{3}{8}$   $\frac{1}{100pF}$   $\frac{3}{8}$   $\frac{1}{100pF}$   $\frac{3}{8}$   $\frac{1}{100pF}$   $\frac{3}{8}$   $\frac{1}{100pF}$   $\frac{3}{100pF}$   $\frac{3}{1$ 

$$Reg = \frac{1}{R_{LP} + R_{LP}}$$

Thus if 0> Rip > -22.36 Rr the transient grows.

If Rip>0 or Rip<-22.36 Rr the transient dies.

# Exercise 11.18

(a)  $R_{G}$  provides a path for the gate leakage current.

(c) Write node voltage equations:

$$j\omega q V_1 + \frac{1}{j\omega L}(V_1 - V_2) = 0$$

$$g_m V_1 + \frac{V_2}{R} + j \omega C_2 V_2 + \frac{1}{j\omega L} (V_2 - V_1) = 0$$
  
Group terms:

$$(j\omega C_1 - j\frac{1}{\omega L})V_1 + (j\frac{1}{\omega L})V_2 = 0$$

Set system determinant to zero:

$$-\omega^{2}C_{1}C_{2} + \frac{C_{2}}{L} + \frac{C_{1}}{L} - \frac{1}{\omega^{2}L^{2}} + j\frac{\omega C_{1}}{R} - j\frac{1}{R\omega L}$$

Racks: 
$$-\omega^2 C_1 C_2 + \frac{C_2}{L} + \frac{C_1}{L} = 0 \Rightarrow \omega = \frac{1}{\sqrt{L} \frac{C_1 C_2}{C_1 C_2}}$$

Imag: 
$$\frac{WC_1}{R} - \frac{1}{RWL} + \frac{g_m}{WL} = 0 \Rightarrow g_m = C_1/(C_2 R)$$

Exercise 11.19

$$C = \frac{1}{w^2(L_1 + L_2)} = 25.3 \text{ pF}$$

$$R = \frac{L_2}{g_m L_1} = 285.7 \text{ pc}$$


$$\frac{h_2}{h_3} = \sqrt{\frac{R^1}{R_L}} = 2.450$$

$$L_3 = L_2 \left(\frac{h_3}{h_2}\right)^2 = 0.833 \mu\text{ H}$$
We expect that oscillator circuits in which the device capacitances are a smaller fraction

# Exercise 11.20

The simulation of the circuit shown below is stored in the file named Exer11\_20. After running the simulation, use Probe to plot 1/II(Vs). Then adjust the scales to obtain the plot shown in Figure 11.59 on page 790 in the book.

of C will have better frequency stability.



An active filter is composed of op amps, resistors and capacitors. Ideally an active filter should:

- Contain few components.
- Have a transfer function that is insensitive to component tolerances.
- Place modest demands on the op amp's gain-bandwidth product, output impedance, slew rate, and other specifications.
- Be easily adjusted.
- Require a small spread of component values.
- Allow a wide range of useful transfer functions to be realized.


#### Problem 11.2

$$|H(f)| = \frac{H_0}{\int_{1 + (f/f_h)^{2n}}}$$

# Problem 11.3

We can use a Butterworth filter with  $f_b \cong 3.5 \ \mathrm{kHz}$ . The problem calls for a dc gain of 10 (20 dB) and gain magnitude less than 0.5 (-6 dB) at 35 kHz. Thus we need at least 26 dB/decade rolloff. A second-order filter will provide 40 dB/decade. To achieve high input impedance and the desired dc gain, we use a noninverting amplifier as the first stage. The circuit diagram is shown on the next page.

In the circuit, four resistors  $(R_1,\ R_2,\ R_5$  and  $R_6)$  affect the dc gain. By specifying 1%-tolerance resistors we can ensure that the dc gain tolerance is within the desired 5%. We have designed for a nominal 3-dB frequency of 4 kHz to ensure that the 3-dB bandwidth is greater than 3.5 kHz. A Monte Carlo simulation is stored in the file named P11 3. For 20 runs all of the circuits meet the desired specifications.



This is similar to Problem 11.3 except that a higher order filter is needed. One solution is:

$$C_{1} = C_{2} = C_{3} = C_{4} = 1000 \text{ pF} \pm 5\%$$

$$C_{1} = C_{2} = C_{3} = C_{4} = 1000 \text{ pF} \pm 5\%$$

$$R_{3} = R_{4} = R_{7} = R_{8} = 40.2 \text{ kg} \pm 1\%$$

$$R_{6} = R_{10} = 100 \text{ kg} \pm 1\%$$

$$R_{9} = 124 \text{ kg} \pm 1\%$$

$$R_{1} = 100 \text{ kg}$$

$$R_{2} = 287 \text{ kg} \pm 1\%$$

A Monte Carlo simulation stored in file P11 4 shows that the circuit meets all of the desired specifications.

(a) 
$$\frac{V_o}{V_m} = -\frac{/oR}{R + \frac{1}{j\omega c}} = \frac{-10}{1 - j \frac{f_B}{f}}$$

where  $f_B = \frac{1}{2\pi Rc}$ 
 $\frac{|V_o|}{|V_m|}$ 

where  $f_B = \frac{1}{2\pi Rc}$ 
 $\frac{|V_o|}{|V_m|}$ 


where  $f_B = \frac{1}{2\pi Rc}$ 
 $\frac{|V_o|}{|V_m|}$ 
 $\frac{|V_o|}{|V_m|}$ 

where  $f_B = \frac{1}{2\pi Rc}$ 
 $\frac{|V_o|}{|V_m|}$ 

where  $f_B = \frac{1}{2\pi Rc}$ 
 $\frac{|V_o|}{|V_m|}$ 
 $\frac{|V_o|}{|V_m|}$ 


-20

The simulation is stored in file P11\_6. The gain magnitude versus frequency for 20 runs is:




## Problem 11.7

Using Equation 1.19 on page 47 we have  $f_b \cong 0.35/t_r = 35$  Hz. Because the gain must roll off by 40 dB between  $f_b$  and 1000 Hz, we conclude that a second-order filter having a half-power bandwidth between 35 Hz and 100 Hz is required. We decided to design for  $f_b \cong 60$  Hz. Here is our circuit:




Initially, we designed the circuit as a second-order Salen-Key stage. However, that resulted in too much overshoot. We reduced the gain (by reducing  $R_5$ ) until the desired overshoot was obtained. The simulation file is P11\_7.

The simulation file is P11\_8. Gain magnitude plots for 10 runs are:



## Problem 11.9

Here is one solution:




The simulation (P11\_9) shows that the circuit meets the desired specifications.

For a bandpass filter having  $f_0/B\cong 1$  we would cascade a low-pass filter with a high-pass filter. For  $f_0/B>>1$ , we use the Delyiannis-Friend circuit shown in Figure 11.12a on page 740 in the book.

# Problem 11.11 $Q = \frac{f_0}{R} = \frac{100 \, \text{Hz}}{20 \, \text{Hz}} = 5$ Ho = 5 First choose C = C2 = C = 0.018 MF then by Equations 9.30 - 9.31 R3 = TFC = 884.2kr choose R3 = 887kr ± 1% R, = R3 = 88.42 kr choose R, = 88.7 kr = 1% R2 = R3 = 9.82ke choose R2 = 9.76ke±1% \* Choose C as smell as possible but not 50 small that the resistors are too large. It is good to keep R3 & IMr.

Using the Monte Carlo simulation (P11\_11) we obtained the gain plots shown on the next page.



Using these plots we estimate the center frequency as approximately 100 Hz  $\pm$  3% and the center frequency gain as 5  $\pm$  5%.

# Problem 11.12

See page 744 and Figure 11.19 on page 746 in the book.

## Problem 11.13

See Figure 11.20 on page 747 in the book.  $Q = f_0/B$ 

# Problem 11.14

$$Q = f_0/B = 10^7/10^5 = 100$$

$$C = 1/[(2\pi f_0)^2 L] = 50.66 pF$$

$$R = (2\pi f_0 L)/Q = 3.14 \Omega$$


# Problem 11.15

$$f_0 = 1/(2\pi\sqrt{LC}) = 1.592 \text{ MHz}$$

$$Q = \omega_0 L/R = 50$$
 B =  $f_0/Q = 31.8$  kHz

$$f_{L} \cong f_{0} - B/2 = 1576 \text{ kHz}$$
  $f_{H} \cong f_{0} + B/2 = 1608 \text{ kHz}$ 

$$Q = f_0/B = 10^8/(5 \times 10^6) = 20$$
  $C = 1/[(2\pi f_0)^2 L = 8.44 pF]$   
 $R = (2\pi f_0 L)/Q = 9.42 \Omega$ 



The simulation file is P11\_17. At resonance  $|\mathbf{v}_{\mathrm{C}}| = |\mathbf{v}_{\mathrm{L}}| = 10 \text{ V}$  and  $|\mathbf{v}_{\mathrm{R}}| = 1 \text{ V}$ . The peak value of  $|\mathbf{v}_{\mathrm{L}}|$  occurs slightly above resonance (3.008 MHz) and the peak value of  $|\mathbf{v}_{\mathrm{C}}|$  occurs slightly below resonance (2.992 MHz).

We have B =  $f_0/Q$ ,  $f_0 = 1/(2\pi\sqrt{LC})$ , and Q =  $2\pi f_0 L/R$ . Solving for B in terms of component values, we obtain:

$$B = \frac{R}{2\pi L}$$

Therefore, in a series resonant circuit, to vary the center frequency with constant bandwidth, we choose a constant inductance and variable capacitance.

## Problem 11.19

We have 
$$f_{min} = \frac{1}{2\pi \sqrt{L_{max}C}}$$
 and  $f_{max} = \frac{1}{2\pi \sqrt{L_{min}C}}$ . Taking the

ratio of the respective sides of these equations and simplifying, we obtain

$$f_{\text{max}}/f_{\text{min}} = \sqrt{L_{\text{max}}/L_{\text{min}}}$$

For a  $f_{max}/f_{min} = 2$  we need  $L_{max}/L_{min} = 4$ .

# Problem 11.20

The circuit must be resonant at  $f_1=10~{\rm MHz}=1/(2\pi\sqrt{LC})$ . The voltage transfer ratio is given by Equation 11.25 on page 745 in the book:

$$A_{V}(j\omega) = \frac{j\omega/\omega_{0}}{Q[1 - (\omega/\omega_{0})^{2}] + j(\omega/\omega_{0})}$$

Substituting f =  $f_2$  = 15 MHz,  $f_0$  =  $f_1$  = 10 MHz, setting the magnitude of  $A_V$  equal to 0.01 and solving for Q we obtain Q = 120. Then we have B =  $f_0/Q$  = 83.3 kHz, L =  $QR/\omega_0$  = 95.49  $\mu$ H, and C =  $1/(\omega_0 QR)$  = 2.65 pF. It is questionable whether these values are practical. See Figure 11.35 on page 760 in the book.

Let  $\omega_0$  denote the fundamental frequency of the square wave and  $\omega_R$  denote the resonant frequency. To pass the third harmonic we want  $\omega_R = 3\omega_0 = 3$  MHz. At the input, the amplitude of the fundamental is three times larger than the third harmonic. Thus we must have:

$$\begin{split} |A_{\mathbf{V}}(\mathbf{j}\omega)|^2 &= \left(\frac{0.01}{3}\right)^2 = \frac{\left(\omega_0/\omega_{\mathbf{R}}\right)^2}{Q^2[1-\left(\omega_0/\omega_{\mathbf{R}}\right)^2]^2+\left(\omega_0/\omega_{\mathbf{R}}\right)^2} \\ &\left(\frac{0.01}{3}\right)^2 = \frac{\left(1/3\right)^2}{Q^2[1-\left(1/3\right)^2]^2+\left(1/3\right)^2} \end{split}$$

Solving we find Q = 112.5, L = QR/ $\omega_R$  = 298.42  $\mu$ H and C = 1/( $\omega_R$ QR) = 9.4314 pF. The simulation file is P11 21.

## Problem 11.22

See Figure 11.25 on page 751 and Figure 11.26 on page 752 in the book.

$$f_0 = \frac{1}{2\pi\sqrt{LC}}$$
  $Q = \frac{R}{\omega_0 L} = R\sqrt{\frac{C}{L}}$ 

# Problem 11.23

$$R = Q\omega_0 L = 15.7 \text{ k}\Omega$$
  $C = 1/(\omega_0^2 L) = 5.07 \text{ pF}$   $B = f_0/Q = 2 \text{ MHz}$ 

$$f_{H} \cong f_{0} + B/2 = 101 \text{ MHz}$$
  $f_{L} \cong f_{0} - B/2 = 99 \text{ MHz}$ 


# Problem 11.24

$$f_0 = \frac{1}{2\pi\sqrt{LC}} = 1.125 \text{ MHz}$$
  $Q = \frac{R}{\omega_0 L} = 14.1$ 

$$B = f_0/Q = 79.5 \text{ kHz}$$

$$f_{H} \cong f_{0} + B/2 = 1.165 \text{ MHz}$$
  $f_{L} \cong f_{0} - B/2 = 1.085 \text{ MHz}$ 

(a) 
$$f_0 = \frac{1}{2\pi\sqrt{LC}} = 100 \text{ kHz}$$
  $Q = \frac{R}{\omega_0 L} = 15.92$    
 $B = f_0/Q = 6.283 \text{ kHz}$   $f_H \cong f_0 + B/2 = 103.1 \text{ kHz}$   $f_L \cong f_0 - B/2 = 96.9 \text{ kHz}$ 



(c) The simulation file is P11\_25. The results of the simulation agree very well with the values determined above.

# Problem 11.26

As in Example 11.4, the Fourier series for the square wave is:

$$i(t) = \frac{4A}{\pi} [\sin(\omega_0 t) + \frac{1}{3} \sin(3\omega_0 t) + \dots]$$

in which A = 1 mA is the amplitude of the square wave and  $f_0$  = 1 MHz is the fundamental frequency.

We design the circuit so the resonant frequency is 1 MHz. At resonance, the impedance of the circuit is R, and the peak voltage due to the fundamental component is 10 V =  $R(4A/\pi)$ . This yields R = 7.85 k $\Omega$ . For the third harmonic we have 0.2 V =

 $|Z(j3\omega_0)|[4A/(3\pi)]$  which yields  $|Z(j3\omega_0)|=471~\Omega$ . The impedance is given by Equation 11.36 on page 751 in the book. Taking the magnitude squared of both sides of the equation and substituting values, we have

$$(471)^2 = (7850)^2 \frac{(3)^2}{Q^2[1 - (3)^2]^2 + 3^2}$$

Solving we find Q = 6.236. Then L = R/(Q $\omega_0$ ) = 200.26  $\mu$ H and C = 1/( $\omega_0^2$ L) = 126.49 pF. The simulation file is P11\_26.

## Problem 11.27

In this problem, we let  $\omega_{\rm R}$  represent the resonant frequency of the circuit and  $\omega_0$  represent the fundamental frequency of the square wave. Our approach is similar to that for Problem 11.26.

$$10 = R \frac{4A}{3\pi} \qquad \Rightarrow \qquad R = 23.56 \text{ k}\Omega$$

$$0.2 = |Z(j\omega_0)| (4A/\pi) \qquad \Rightarrow \qquad |Z(\omega_0)| = 157.1 \Omega$$

$$|Z(\omega_0)|^2 = (157.1)^2 = (23560)^2 \frac{(1/3)^2}{Q^2[1 - (1/3)^2]^2 + (1/3)^2}$$

Solving we find Q = 56.23. Then L = R/(Q $\omega_R$ ) = 22.22  $\mu$ H and C = 1/( $\omega_0^2$ L) = 126.63 pF. The simulation file is P11\_27.

## Problem 11.28

$$B = \frac{\omega_0}{2\pi Q} = \frac{\omega_0}{2\pi (R/\omega_0 L)} = \frac{\omega_0^2 L}{2\pi R} = \frac{(1/LC) L}{2\pi R} = \frac{1}{2\pi RC}$$

Thus to vary  $f_0$  with constant bandwidth in a parallel resonant circuit, we should use a variable inductor. (On the other hand in Problem 11.18 we found that using a variable capacitor is needed for constant bandwidth in a series resonant circuit.)

$$X_{p} = X_{s} = X$$
  $Q_{p} = Q_{s} = Q = X/R_{s}$   $R_{p} = QX = Q^{2}R_{s}$ 

#### Problem 11.30

For f = 100 kHz:

$$Q_S = \omega L/R = 12.6$$
  $L_p = L_S = 1 \text{ mH}$   $R_p = X^2/R_S = 7.9 \text{ k}\Omega$ 


For f = 200 kHz:

$$Q_s = \omega L/R = 25.1$$
  $L_p = L_s = 1 \text{ mH}$   $R_p = X^2/R_s = 31.6 \text{ k}\Omega$ 

## Problem 11.31

$$Q_p = R\omega C = 12.57$$
  $Q_s = Q_p = 12.57$   $R_s = R_p/Q^2 = 6.33 \Omega$ 


#### Problem 11.32



$$\frac{\omega L}{R_s} = 2Q = 150 \implies R_s = 0.838 \text{ s.}$$

# Problem 11.33


Let us assume that high-Q approximations are valid. Then  $L_{\rm eq} = L = 0.5~\mu{\rm H}$  and  $C_{\rm eq} = 1/(1/C_1 + 1/C_2) = 16.67~\rm pF$ . Also we have  $f_0 = \left(2\pi\sqrt{L_{\rm eq}C_{\rm eq}}\right)^{-1} = 55.133~\rm MHz$ .



A simulation comparing the voltage across the current source in the original circuit with that of the equivalent circuit is stored in the file named P11\_33.

# Problem 11.34

We assume that high-Q approximations apply. Then we have  $L_{\rm eq} = L = 0.5~\mu{\rm H~and~C_{\rm eq}} = 1/(1/C_1 + 1/C_2) = 18.1818~\rm pF.~Also~we have f_0 = \left(2\pi\sqrt{L_{\rm eq}C_{\rm eq}}\right)^{-1} = 52.79~\rm MHz.$ 



The simulation file is P11\_34. The original circuit and the series equivalent have nearly identical impedances over the frequency range from 50 MHz to 55 MHz.

## Problem 11.35

The functions of the matching network in a class-D amplifier are to filter out undesired harmonics (or the dc component) and to step the amplitude of the desired term either up or down as needed to achieve the desired output power.

# Problem 11.36

Following the approach of Example 11.8, we obtain

$$L = 23.05 \text{ nH}$$
  $C_1 = 77.6 \text{ pF}$   $C_2 = 160 \text{ pF}$ 

As in the example we have assumed an unloaded Q of 200. A simulation can be found in P11\_36. We ran the program and adjusted L (ending up at 22.94 nH) to achieve a resonant frequency of exactly 145 MHz. (Because of inaccuracies of the

high-Q approximation, the computed values are not exact. In practice, the inductor and/or capacitors would be adjustable.)

# Problem 11.37

$$Q = f_0/B = (10 MHz)/(100 kHz) = 100$$

The parallel equivalent circuit is:

The simulation file is P11\_37.


Following the approach used in solving Problem 11.37, we obtain Q = 5, L = 795.8 nH,  $C_{\rm eq}$  = 318.18 pF,  $R_{\rm s}$  = 2.5  $\Omega$ ,  $Q_{\rm 2}$  = 4.47,  $C_{\rm 2}$  = 1423.5 pF, and  $C_{\rm 1}$  = 409.77 pF. The simulation file is P11\_38. Because  $Q_{\rm 2}$  is relatively low, the results are not exact. However we can make minor adjustments by trial and error to achieve the desired performance. This yields L = 795.8 nH,  $C_{\rm 1}$  = 459.93 pF, and  $C_{\rm 2}$  = 970 pF. In practice, some of the components are usually adjustable.


## Problem 11.39

Following the approach used in solving Problem 11.37, we obtain Q = 50, L = 795.8 nH,  $C_{\rm eq}$  = 31.831 nF,  $R_{\rm s}$  = 0.50 m $\Omega$ ,  $Q_{\rm 2}$  = 31.63,  $C_{\rm 2}$  = 100.66 nF, and  $C_{\rm 1}$  = 46.55 nF. The simulation file is P11 39.

## Problem 11.40

Here is one answer. Other correct answers exist. The simulation file is P11 40.





Including reflected inpot resistance of Q1, the resistance in parallel with L1 is  $R_p' = R_p \parallel 2000x = 750x$   $Q = \frac{R_p'}{w_{nL}} = 11.94 \quad B = \frac{f_0}{Q} = 838 \text{ letter}$ 


# Problem 11.42

Co acts as a short at the resonant frequency. Because  $|V_0| >> |V_1|$  we can (approximately) assume that  $C_{gd}$  is in parallel with C. Thus  $Ceg \cong C + Cga = 31pF$ 

$$C_{eg} \cong C + C_{ga} = 31pF$$

$$f_{o} = \frac{1}{2\pi\sqrt{L C_{eg}}} = 40.43 \, \text{mHz}$$

$$Q = \frac{R_{eg}}{\omega_{o}L} = 22.3$$



The circuit configuration is shown in Figure 11.48 on page 776 in the book. We can use a 1:1 turns ratio and  $C_{\text{neut}} = C_{\text{gd}} = 1$  pF. Other combinations will also work such as a neutralization coil with half as many turns as L and  $C_{\text{neut}} = 2C_{\text{gd}} = 2$  pF.

## Problem 11.44

From Figure 11.35 we choose
$$L = 100 \, \mu H \qquad (Preatical range 25 \, \mu H - 500 \, \mu H)$$

$$C = \frac{1}{\omega_0^2 L} = 253.3 \, pF$$

$$Rp = G_{coii} \, \omega_0 L = 125.7 \, R_{\perp}L$$

$$R = Q \, \omega_0 L = 31.42 \, k_{\perp}L$$

$$R = R_{\perp} ||R_p|| \, r_{\perp} \Rightarrow R_{\perp} = -40.9 \, k_{\perp}L$$
but this is not possible. Therefore we must make a new choice for L.
$$Sey \, L = 20 \, \mu H \quad Then$$


$$C = 1266 \, pF \quad Rp = 25.14 \, k_{\perp}L \quad R = 6.284 \, k_{\perp}L$$
and then  $R_{\perp} = 14.1 \, k_{\perp}L$ 

$$A_{\perp}(\omega_0) = -g_m \, R = -37.9$$

The simulation file is P11\_44. The simulation results agree very well with the design calculations.

(a) 
$$K = I_{DSS}/V_{to}^2 = (4 \times 10^{-3})/(-2)^2 = 1 \text{ mA/V}^2$$
  
 $I_{DQ} = K(V_{GSQ} - V_{to})^2 \Rightarrow V_{GSQ} = -0.585 \text{ V}$   
 $R_{S1} = R_{S2} = (15 + 0.585)/I_{DO} = 7.79 \text{ k}\Omega$ 

Thus we choose the standard value  $R_{s1} = R_{s2} = 8.2 \text{ k}\Omega$ .



- (c) This part is very similar to part (b). The results are  $C_3 = 256.51 \text{ pF}$  and  $C_4 = 20.21 \text{ nF}$ .
- (d) First we compute  $g_m$  for the transistors.

$$g_{m} = \frac{2\sqrt{I_{DSS}I_{DQ}}}{|V_{to}|} = 2.83 \text{ ms}$$

The voltage gain at resonance is the product of three terms:

(1) voltage step up in the input circuit

(2) voltage gain of the differential pair

(3) voltage step down in the output circuit

Factors 1 and 3 offset one another and the voltage gain is


$$A_{v} = g_{m}R_{eq}/2 = 1.78$$

(e) The simulation file is P11\_45. The results of the simulation agree very well with the design calculations. Keep in mind that the overall bandwidth is less than 500 kHz because two tuned circuits are cascaded. Also, the resonant frequency is slightly low because of the approximate calculations. In practice, we would have adjustable elements to set the resonant frequencies.

Problem 11.46


Recall that  $f_0 = 1/(2\pi\sqrt{LC})$ . Thus to reduce the resonant

frequency by a factor x we must multiply the capacitance by  $x^2$ . First we adjusted the circuit designed in Problem 11.45 so the resonant frequencies were almost exactly 10 MHz. (Because we used high-Q approximations in the design the resonant frequencies were slightly different from 10 MHz.) Then we adjusted the resonant frequency of the input circuit to 9.75 MHz by increasing the capacitances by the ratio  $(10/9.75)^2$ . Similarly we tuned the output circuit to 10.25 MHz. Both circuits are simulated in the file named P11\_46. The resulting gain versus frequency plots are:



See pages 780-781 in the book.

## Problem 11.48



Write node equations:

$$\frac{V_E}{R_E} + \frac{V_E}{r_\pi} + \beta \frac{V_E}{r_\pi} + j\omega C_1 V_E + j\omega C_2 (V_E - V_C) = 0$$

$$\frac{V_C}{j\omega L} + j\omega C_2 (V_C - V_E) - \beta \frac{V_E}{r_\pi} = 0$$

Set system determinant to zero:

$$\left[\frac{1}{R_E} + \frac{B+1}{r_R} + j\omega(c_1+c_2)\right] - j\omega c_2$$

$$\left(-j\omega c_2 - \frac{B}{r_R}\right) \qquad j\omega c_2 - j\frac{1}{\omega L} = 0$$

Next we expend the determinant and set the real part to sero

Then we set the imaginary part equal to zero and eventually obtain

$$\frac{C_z}{C_1} = \frac{\beta}{1 + \frac{r_\pi}{R_E}} \quad \text{or} \quad \beta_{min} = \frac{C_z}{C_1} \left(1 + \frac{r_\pi}{R_E}\right)$$

(C) From Figure 11.35 we select L & SOMH. Also we design for Bmin 250 (This is the minimum hee x B at Ica = Im A according to the data Sheet.) Now RER VEB = 15kr.


FIT = BVT = 50 (26mV) = 1300r.

$$r_{\pi} = \frac{\beta V_{T}}{I_{c_{\phi}}} = \frac{50 (26 \text{mV})}{I_{m} A} = 1300 \text{J}$$

$$\frac{C_2}{C_1} = \frac{\beta}{1 + \frac{r_{\pi}}{R_E}} = \frac{50}{1 + \frac{13}{15}} = 46$$

Thus we choose nominal values:

(d) The simulation file is P11 48. Initial conditions close to the eventual operating point were selected so the simulation settles into steady state sooner. The frequency is about 6% low. In practice the inductor could be variable so the frequency could be adjusted to the desired value.



(b) Write node voltage equations:

$$\frac{\sqrt{E}}{r_{\Pi}} + \frac{\beta \sqrt{E}}{r_{\Pi}} + \frac{\sqrt{E}}{RE} + \frac{\sqrt{E}}{j\omega L_{1}} + \frac{\sqrt{E-V_{c}}}{j\omega L_{2}} = 0$$

$$-\frac{\beta}{r_{\Pi}} + \frac{\sqrt{C-V_{e}}}{j\omega L_{2}} + j\omega C V_{c} = 0$$

$$\frac{1}{R_{E}} + \frac{\beta+1}{r_{\Pi}} + \frac{1}{j\omega L_{1}} + \frac{1}{j\omega L_{2}} - \frac{1}{j\omega L_{2}}$$

$$-\frac{\beta}{r_{\Pi}} - \frac{1}{j\omega L_{2}} \qquad j\omega C + \frac{1}{j\omega L_{2}} = 0$$

Eventually we have:

$$\omega = \frac{1}{\sqrt{C(L_1 + L_2)}} \qquad \beta_{min} = \frac{L_1}{L_2} \left( 1 + \frac{r_m}{R_n} \right)$$

(c) Design for 
$$\beta_{min} = 50$$

$$R_{\pm} \approx \frac{V_{EE} - V_{0EQ}}{T_{CQ}} = 15 \text{kg}$$

$$\Gamma_{TT} = \beta \frac{V_{T}}{T_{CQ}} = \frac{50 (26 \text{mV})}{1 \text{mA}} = 1300 \text{s}$$

Choose 
$$C = 270 pF$$

$$L_1 + L_2 = \frac{1}{\omega^2 C} = 93.8 \mu H$$


$$\frac{L_1}{L_2} = \frac{\beta_{min}}{1 + \frac{\gamma_m}{R_0}} = 46$$

$$\Rightarrow L_2 = 2 \mu H$$

We selected  $C_{\rm c}$  = 0.01  $\mu F$  so it appears as nearly a short circuit at the frequency of oscillation.

(d) The simulation file is P11\_49. Initial conditions close to the eventual operating point were selected so the simulation settles into steady state sooner. The frequency is about 6% low. In practice, one of the components could be variable so the frequency could be adjusted to the desired value.

## Problem 11.50



Node voltage equation at node D:

$$-g_{m}\left(\frac{n_{z}}{n_{i}}\right)V_{ds} + j\omega CV_{ds} + \frac{V_{ds}}{j\omega L_{i}} + \frac{V_{ds}}{R_{L}\left(\frac{n_{i}}{n_{z}}\right)^{2}} = 0$$
Set imaginary terms equal to zero

This yields: 
$$\omega = \frac{1}{\sqrt{L_1C'}}$$

Set real terms equal to zero. This yields:

 $g_{m min} = \left(\frac{n_2}{n_1}\right) \frac{1}{R_L}$ 

(c) According to data sheet \* for  $V_{DSQ} = 15V$ 

and  $V_{GSQ} = 0$   $g_{mmin} = 3500 \mu S$ 

We design assuming  $g_{mmin} = 2500\mu S$  to allow design margin.

Pick  $C = 270pF$ 

Then  $L_1 = \frac{1}{\omega^2 C} = 93.8\mu H$ 
 $\frac{n_2}{n_1} = g_{mmin} R_L = 2500 \epsilon 10^{-6} \epsilon 50 = 0.125$ 
 $L_2 = \left(\frac{n_2}{n_1}\right)^2 L_1 = 1.46 \mu H$ 

\* Look for the 2N5485 data sheet at:

http://www.fairchildsemi.com/pf/2N/2N5485.html

# Problem 11.51

In the piezoelectric effect, application of an electric field produces forces on the charges in certain crystalline materials resulting in deformation. Similarly deformation of the crystal by an external force displaces charges, resulting in an electric field.

As an electronic component, a "crystal" is a piece of piezoelectric material (usually quartz) that has electrodes plated on it and is mounted so it can vibrate freely in certain modes.

# Problem 11.53

See Figures 11.56 and 11.57 on pages 787 and 788 in the book.

## Problem 11.54

The second overtone is at approximately double the fundamental mode.


#### Problem 11.55

$$\frac{\pm 1 \text{ ms}}{1 \text{ day}} = \frac{\pm 10^{-3}}{24 \times 60 \times 60} = \pm 1.16 \times 10^{-8} = \pm 0.0116 \text{ ppm}$$

Most crystal oscillators are not capable of this degree of accuracy over several days.

# Problem 11.56

The equivalent circuit is:



For frequencies close to series resonance of the crystal, we can neglect  $\mathbf{C}_{\mathbf{p}}$  because the impedance of the series branch of the crystal is very small in magnitude. Then the circuit is a simple series resonant circuit, and the resonant frequency is  $\mathbf{f}_{\mathbf{s}}$ 

 $1/\sqrt{C_S(L+L_S)}$ . Thus adding series inductance lowers the frequency of oscillation.


Adding capacitance in parallel with the crystal has the effect of increasing the value of  $C_{\rm p}$ . Therefore, the antiresonant frequency is lowered. (See Figure 11.57 and consider the effect on  $f_{\rm p}$  when  $|X_{\rm Cp}|$  is lowered in magnitude.)

## Problem 11.58


$$\begin{split} & L_{\rm S} = R_{\rm S} Q/\omega_{\rm S} = 31.8310 \text{ mH} \qquad C_{\rm S} = 1/(Q\omega_{\rm S}R_{\rm S}) = 0.0318310 \text{ pF} \\ & f_{\rm p} = \frac{1}{2\pi\sqrt{L_{\rm S}C_{\rm eq}}} \qquad \text{where } C_{\rm eq} = \frac{1}{1/C_{\rm S} + 1/C_{\rm p}} = 0.0317468 \text{ pF} \\ & f_{\rm p} = 5.0066 \text{ MHz} \end{split}$$

# Problem 11.59

(a) Set up the system shown below.



Use the counter to accurately measure the frequency of the source. Choose  $R_L \cong R_S$  of the crystal. Start with about 50  $\Omega$  and adjust as needed. Observe the voltage transfer function magnitude  $|\mathbf{V}_0/\mathbf{V}_{in}|$  which will appear much like the sketch shown on the next page. From the plot, determine the peak  $A_{max}$ ,  $f_s$  at which the transfer function peak occurs, the half-power bandwidth B of the peak, and  $f_p$  which is the frequency of the null.



Then the crystal parameters can be calculated:

$$A_{max} = \frac{R_L}{R_s + R_L}$$
  $\Rightarrow$   $R_s = \frac{1 - A_{max}}{A_{max}} \times R_L$ 

$$Q_{\text{circuit}} = \frac{f_{\text{S}}}{B} = \frac{\omega_{\text{S}}L_{\text{S}}}{R_{\text{S}} + R_{\text{L}}} = \frac{1}{\omega C_{\text{S}}(R_{\text{S}} + R_{\text{L}})}$$

$$L_{s} = \frac{(R_{s} + R_{L})Q_{circuit}}{\omega_{s}}$$

$$c_s = \frac{1}{\omega_s Q_{circuit}(R_s + R_L)}$$

$$Q = \frac{\omega_s L_s}{R_s}$$

(b) Given  $f_s = 1.000000$  MHz,  $f_p = 1.000500$  MHz,  $R_s = 300 \Omega$  and Q = 10,000 we have:

$$L_{S} = R_{S}Q/\omega_{S} = 477.465 \text{ mH}$$

$$C_s = 1/(Q\omega_s R_s) = 53.0516 \times 10^{-15} \text{ F}$$

Let  $C_{eq} = \frac{1}{1/C_s + 1/C_p}$  denote the parallel equivalent capacitance. Then we have:

$$c_{eq} = \frac{1}{\omega_{p}^{2}L_{s}}$$

$$= 52.9986 \times 10^{-15} \text{ F}$$

$$c_{p} = \frac{1}{1/c_{eq} - 1/c_{s}}$$

$$= 53 \text{ pF}$$

# Problem 11.60

- (a) For the current through  $C_{\text{neut}}$  to cancel the current through  $C_{\text{p}}$ , we need  $C_{\text{neut}} = C_{\text{p}} = 6 \text{ pF}$
- (b) Consider the circuit of Figure P11.60a on page 798 in the book. Near the series resonant frequency, the reactance of  $C_p$  is much larger than the impedance of the series arm of the crystal. Thus, we can ignore  $C_p$ , and we have a simple series resonant circuit for which:

$$Q \approx \frac{\omega_{s}L_{s}}{R_{sa} + R_{s} + R_{La}}$$


$$= \frac{2\pi 10^{7} (10.132 \times 10^{-3})}{50 + 15 + 50}$$

$$= 5536$$


$$B = f_{s}/Q = 1.80 \text{ kHz}$$


In the circuit of Figure P11.60b, the current through  $C_{
m p}$  is canceled by the current through  $C_{
m neut}$  so the half-power bandwidth is approximately 1.8 kHz as well.

(c) Both circuits are included in the simulation file P11\_60. Plots of the transfer ratio magnitudes are shown on the next page.



In the passband, both circuits have about the same performance. The half-power bandwidth agrees very well with the value calculated earlier (1800 Hz) However, circuit b has better attenuation for signals well outside of the passband.






The voltage across  $R_1$  is equal to  $v_0/10$ . Thus, the input to the comparator is  $v_i = 0.1v_0 - v_{in}$ . When  $v_0 = 0$ , this becomes  $v_i = -v_{in}$ . As long as  $v_{in}$  is positive,  $v_i$  is negative, and the output remains at zero. When  $v_{in}$  becomes negative,  $v_i$  becomes positive, and the output switches to +5 V.

When  $v_0 = +5$ , we have  $v_i = 0.5 - v_{in}$ . As long as  $v_{in}$  is less than 0.5 V,  $v_i$  is positive, and the output remains at +5. However, when  $v_{in}$  exceeds 0.5, the output switches to zero. The transfer characteristic is shown in Figure 12.13 on page 808 in the book.

# Exercise 12.2



Writing a node equation at the noninverting input, we have:

$$\frac{v_{x} - v_{in}}{R_{1}} + \frac{v_{x} - v_{o}}{R_{2}} = 0$$

Solving for  $v_{x}$  and substituting values, we have:

$$v_x = 0.667v_{in} + 3.333$$
 for  $v_o = +10$   
 $v_x = 0.667v_{in} - 3.333$  for  $v_o = -10$ 

Thus if  $v_0 = +10$  and if  $v_{in}$  is greater than -5,  $v_{x}$  is positive, and  $v_{o}$  remains at +10. However, if  $v_{in}$  becomes less than -5, the output switches to -10.

Similarly, if  $v_0$  = -10 and if  $v_{in}$  is less than +5,  $v_x$  is negative, and  $v_0$  remains at -10. However, if  $v_{in}$  becomes greater than +5, the output switches to +10. The transfer characteristic is shown in Figure 12.14 on page 808.

## Exercise 12.3


Using the same approach as in the solution to Exercise 12.2, we obtain

$$v_x = 0.667v_{in} - 1.667$$
 for  $v_o = 5$   
 $v_x = 0.667v_{in}$  for  $v_o = 0$ 

Thus, if  $v_0 = 5$  and if  $v_{in}$  is greater than -2.5,  $v_{x}$  is positive, and  $v_{o}$  remains at 5. However, if  $v_{in}$  becomes less than -2.5, the output switches to 0.

Similarly, if  $v_0 = 0$  and if  $v_{in}$  is less than 0,  $v_x$  is negative, and  $v_0$  remains at 0. However, if  $v_{in}$  becomes greater than 0, the output switches to +5. The transfer characteristic is shown in Figure 12.15 on page 809.

# Exercise 12.4



Current equation at noninverting input:


$$\frac{\mathcal{V}_{\overline{X}} - \mathcal{V}_{\overline{I}N}}{R_{I}} + \frac{\mathcal{V}_{\overline{X}} - \mathcal{V}_{\overline{D}}}{R_{Z}} = 0$$

Solve for Vx:

$$\mathcal{V}_{x} = \mathcal{V}_{in} \frac{R_{z}}{R_{i} + R_{z}} + \mathcal{V}_{D} \frac{R_{i}}{R_{i} + R_{z}}$$

Also 
$$V_3 = 15 \frac{R_4}{R_3 + R_4}$$

Desired transfer characteristic:



For 
$$V_0 = -14.6$$
  $V_X = V_y$  when  $V_{1n} = 5.1$ :
$$5.1 \frac{R_2}{R_1 + R_2} - 14.6 \frac{R_1}{R_1 + R_2} = 15 \frac{R_4}{R_2 + R_4}$$

For 
$$v_0 = +14.6$$
  $v_x = v_y$  when  $v_{1n} = 4.9$ :  
 $4.9 \frac{R_z}{R_1 + R_2} + 14.6 \frac{R_1}{R_1 + R_2} = 15 \frac{R_4}{R_1 + R_2}$  (2)

Subtract Equation (2) from Equation (1):

0.2 
$$\frac{R_z}{R_1 + R_2} - 29.2 \frac{R_1}{R_1 + R_2} = 0 \implies R_2 = 146 R_1$$


Substituting R2 = 146 R1 into Equation (1) eventually yields

Now we try to find practical 1%-tolerance values such that  $R_2 = 146 R_1$  and  $R_3 = 2.02 R_4$ 

One good choice is:

$$R_1 = 6.65 \text{ kr}$$
  $R_2 = 976 \text{ kr}$   $R_3 = 20 \text{ kr}$   $R_4 = 10 \text{ kr}$ 

# Exercise 12.5



For  $V_0 = +A$   $V_f = \frac{2}{3}A$  and  $P_1$  forward biased For  $V_0 = -A$   $V_f = -\frac{2}{3}A$  and  $P_2$  forward biased

- (a) Schmitt changes state for Vc = ± = A
- (b) Waveforms are shown in Figure 12.21 in text.

(c) 
$$\frac{T_L}{T_H} = 2$$
 because the time constant has a 2:1 ratio due to the diodes.

(d) For 
$$o < t < T_H$$
 (See Figure 12.21 in the book.)

$$\mathcal{V}_{\mathcal{E}}(t) = K_1 + K_2 e^{-\frac{t}{RC}}$$

$$\mathcal{V}_{\mathcal{E}}(o) = -\frac{2A}{3} = K_1 + K_2$$


$$\mathcal{V}_{\mathcal{E}}(o) = A = K_1$$

$$\mathcal{V}_{\mathcal{E}}(T_H) = A - \frac{5A}{3}e^{-\frac{T_H}{RC}} = \frac{2A}{3}$$
This yields  $T_H = RC \ln 5$ 

Similarly  $T_L = 2RC \ln 5$ 

$$T = T_H + T_L = 3RC \ln 5$$

$$f = \frac{1}{T} = \frac{1}{T} RC \ln 5$$



(Current equation at noninverting node:

$$\frac{\mathcal{V}_{X}-A}{R_{f}} + \frac{\mathcal{V}_{X}}{R_{f}} + \frac{\mathcal{V}_{X}-\mathcal{V}_{0}}{R_{f}} = 0$$
Solve for  $\mathcal{V}_{X} = \frac{1}{3}A + \frac{1}{3}\mathcal{V}_{0}$ 

For  $\mathcal{V}_{0} = A$  switching is at  $\mathcal{V}_{c} = \mathcal{V}_{X} = \frac{2}{3}A$ 

For  $\mathcal{V}_{0} = 0$  switching is at  $\mathcal{V}_{c} = \mathcal{V}_{X} = \frac{1}{3}A$ 

(b) The waveforms are Shown in Figure 12.23.

(c) 
$$V_{c}(t) = k_{1} + k_{2}e^{-t/Rc}$$
 $V_{c}(0) = \frac{A}{3} = k_{1} + k_{2}$  (See Figure 12.23.)

 $V_{c}(\infty) = A = k_{1}$ 
 $V_{c}(\infty) = A - \frac{7}{3}Ae^{-t/Rc}$ 
 $V_{c}(\pi) = A - \frac{7}{3}Ae^{-t/Rc}$ 

Exercise 12.7


Refer to Figure 12.27 on page 821 in the book.

(a) 
$$V_{c}(t) = K_{1} + K_{2} e^{-\frac{t}{(R_{A} + R_{B})}c}$$
 $V_{c}(0) = \frac{V_{cc}}{3} = K_{1} + K_{2}$ 
 $V_{c}(\infty) = V_{cc} = K_{1}$ 
 $V_{c}(\infty) = V_{cc} = K_{1}$ 
 $V_{c}(\infty) = V_{cc} - \frac{2}{3}V_{cc} e^{-\frac{t}{(R_{A} + R_{B})}c}$ 

(b)  $V_{c}(T_{H}) = \frac{2V_{cc}}{3} = V_{cc} - \frac{2}{3}V_{cc} e^{-\frac{T_{H}}{(R_{A} + R_{B})}c}$ 
 $e^{-\frac{T_{A}}{(R_{A} + R_{B})}c} = \frac{1}{2}$ 
 $V_{c}(T_{A} + R_{B})c \ln 2$ 


(a) 
$$V_{c}(t) = K_{1} e^{-\frac{t}{R_{B}C}}$$
 $V_{c}(0) = \frac{2V_{cc}}{3} = K_{1}$ 
 $V_{c}(t) = \frac{2V_{cc}}{3} e^{-\frac{t}{R_{B}C}}$ 

(b)  $V_{c}(T_{L}) = \frac{V_{cc}}{3} = \frac{2V_{cc}}{3} e^{-\frac{T_{L}}{R_{B}C}}$ 
 $e^{-\frac{T_{L}}{R_{B}C}} = \frac{1}{2}$ 
 $T_{L} = R_{B}C \ln 2$ 




D2 is forward biased
D1 is reverse biased

$$l_2 = 0$$
  $v_x = -R_2 l_2 = 0$ 



 $D_z$  is reverse biased  $D_i$  is forward biased  $\mathcal{D}_{x} = R_z I_z = \frac{R_z}{R_i} (5) = 10V$  $\mathcal{D}_{o} = \mathcal{D}_{x} = 10V$ 

(c) Thus we see that 
$$v_0 = 0$$
 for  $v_{in} > 0$   $v_0 = -2v_{in}$  for  $v_{in} < 0$ 



Thus the circuit functions as an ideal half-wave rectifier.

# Exercise 12.10

See Figure 12.32 on page 826 in the book.

## Exercise 12.11

Refer to Figure 12.31. For the

summer we have:

$$V_0 = -\frac{R_2}{R_1} V_{in} - 2 \frac{R_2}{R_1} V_A$$
 ( $V_A$  is voltage at point A)

Oi is reverse biased

Dz is forward biesed

Di is forward biased (output of x, is +0.6 v)

Dz is reverse biased

(c) Thus 
$$v_0 = 2v_{in}$$
 for  $v_{in} > 0$ 

$$v_0 = -2v_{in}$$
 for  $v_{in} < 0$ 
or  $v_0 = 2|v_{in}|$ 

Refer to Figure 12.34 on page 827 in the book.

The current flowing from the capacitor is 
$$2I_B$$
 ( $I_B$  for each openp).  
 $2I_B=I_C=C\frac{dV_C}{dt}\approx C\frac{dV_C}{dt}$   
(a)  $C=\frac{2I_B\Delta t}{\Delta V_C}=\frac{200\times10^{-9}\times10\times10^{-3}}{10^{-3}}=2\mu F$   
(b)  $C=\frac{2\times10^{-9}\times10\times10^{-3}}{10^{-3}}=0.02\,\mu F$ 

# Exercise 12.13

See Figure 12.35 on page 829 in the book.

## Exercise 12.14

See Figure 12.38 on page 833 in the book.

# Exercise 12.15

The minimum sampling rate is twice the highest frequency of the signal. Thus  $f_s = 2 \times 18 = 36 \text{ kHz}$ .

# Exercise 12.16

There are  $N = 2^{12} = 4096$  zones.  $\Delta = 10/N = 2.44$  mV.

The data rate is the product of the number of bits per sample and the sampling rate.  $8 \times 8 \times 10^3 = 64 \text{ kbit/s}$ .

# Exercise 12.18

$$D = d_1 2^{-1} + d_2 2^{-2} + d_3 2^{-3} + \dots + d_n 2^{-n}$$

$$= 0 \times 2^{-1} + 1 \times 2^{-2} + 1 \times 2^{-3} + 1 \times 2^{-5} + 1 \times 2^{-8}$$

$$= 0.41016$$

$$v_0 = V_{ref} D = 10 \times 0.41016 = 4.1016 V$$

## Exercise 12.19

Refer to Figure 12.45 on page 840 in the book. The emitter current of  $Q_1$  is  $I_{E1} = V_{\rm ref}/2R$ . Then  $I_{C1} = \alpha I_{E1} = \alpha V_{\rm ref}/2R$ . If  $d_1$  is high,  $\alpha$  times this current is steered through the current switch to the inverting input of the op amp. If  $d_1$  is low, the current is steered to ground by the current switch. Thus, the current taken from the inverting op amp input by the first current switch is  $d_1\alpha^2 V_{\rm ref}/2R$  (where we are assuming that  $d_1=0$  or 1). The analysis for  $Q_2$  is the same, except that the current is half as much. Finally, the sum of the currents flows through  $R_f$ , and the output voltage is  $R_f$  times the total current, so we can write

$$v_o = v_{ref} \frac{R_f}{R} \alpha^2 D$$

# Exercise 12.20

Refer to Figure 12.48 on page 844 in the book. There is an error in the figure. The number of comparators needed is equal to the number of amplitude zones minus one, which is  $2^n - 1$ , not  $2^{n-1}$  as indicated in the figure. Thus for n=8, the number of comparators is 255, and for n=12, the number of comparators is 4095.

We assume that the largest value allowed for  $v_s$  is  $v_{ref}$ . Then the maximum conversion time is  $2T_1$ . Solving the equation given on page 846 for  $T_1$  and doubling its value, we have the maximum conversion time:

Then solving for C and substituting values, we have

$$C = V_{ref}T_{conv}/(2RV_{peak}) = 250 nF$$

#### Exercise 12.22

Each step results in 1 bit of the result. Thus a 12-bit converter requires 12 steps. At 0.2  $\mu s/s$ tep, the time required is  $T_{conv} = 2.4 \ \mu s$ . The conversion rate is  $f_{conv} = 1/T_{conv} = 416.7 \ kHz$ .

## Problem 12.1

An ideal comparator compares the voltage at its noninverting input with the voltage at its inverting input. If the voltage at the noninverting input is higher (lower) than the voltage at the inverting input, the output of the comparator is high (low). See Figures 12.1 and 12.2 on page 800 in the book.

## Problem 12.2

Op amps are frequency compensated so they have good response characteristics and do not oscillate when used with negative feedback. Comparators are not intended to be used with negative feedback, and compensation is not needed. Otherwise, the circuits used for op amps and comparators are similar.

## Problem 12.3

If the output stage of a comparator is a BJT with the collector connected to the output terminal (and no internal pull-up resistor), we say that the comparator has an open-collector output. A resistor connected from the collector to the power supply is called a pull-up resistor. Figure 12.4 on page 802 shows an example of such a comparator.

Unless positive feedback is used, the output of a comparator can switch many times each time the input signal goes through the reference value, due to noise and/or oscillation. Another problem is that the output may not switch quickly enough.

## Problem 12.5

Figures 12.13, 12.14 and 12.15 on pages 808 and 809 in the book show examples of transfer characteristics with hysteresis.


## Problem 12.6


See Figure 12.9 on page 805 in the book.


## Problem 12.7


If the resistances are very small, the currents may be too large, resulting in an unnecessary load for the power supply. If the resistances are too large, noise coupled from other circuits can be a problem. Furthermore, large resistances lead to inaccuracy caused by the comparator bias currents. Finally, very large resistances may consume too much chip area if they are to be integrated.

# Problem 12.8

















(b)




(c)




(d)





Follow Example 12.1



Note: R<sub>1</sub> is returned to -15V rather than +15V because the threshold Vs are negative.

$$\frac{V_{e}}{R_{2}} + \frac{V_{e} + 15}{R_{1}} + \frac{V_{e} - v_{o}}{R_{3}} = 0 \begin{cases} For v_{o} = 14.6 & V_{e} = -3 \\ For v_{o} = -14.6 & V_{e} = -5 \end{cases}$$


Thus we have two equations:  

$$\frac{-3}{R_2} + \frac{-3+15}{R_1} + \frac{-3-14.6}{R_3} = 0$$

$$\frac{-5}{R_2} + \frac{-5+15}{R_1} + \frac{-5+16}{R_2} = 0$$

Anbitrarily we choose  $R_3 = 100 \text{Re}$  and  $S_2 = 100 \text{Re}$  and  $S_3 = 100 \text{Re}$  and  $S_4 = 100 \text{Re}$  values:  $S_4 = 100 \text{Re}$  and  $S_4 = 100 \text{Re}$ 

The simulation file is P12\_10. After we run the program we use Probe to plot V(out) versus V(in) and obtain the transfer characteristic, which agrees with the sketch shown above.



At the switching points, the voltage at node 2 must equal Ve. Writing a current equation at node 2:

$$\frac{V_{1n} - V_{t}}{R_{1}} = \frac{V_{t} - V_{0}}{R_{2}} \begin{cases} For V_{0} = 14.6 & V_{1n} = -5 \\ For V_{0} = -14.6 & V_{1n} = -3 \end{cases}$$

Thus we have two equations:

$$-\frac{5-V_{t}}{R_{1}} = \frac{V_{t}-H.6}{R_{2}} \quad \text{and} \quad -\frac{3-V_{t}}{R_{1}} = \frac{V_{t}+H.6}{R_{2}}$$


arbitrarily we choose  $R_1 = 10 \, kz$ , then solve for  $R_2 = 146 \, kz$  and  $V_6 = -3.74 \, V$ . We choose the standard value  $R_2 = 147 \, kz$ . Next we have

$$V_{\pm} = -3.74 = -15 \frac{R_{4}}{R_{3} + R_{4}}$$

arbitrarily we choose Ry = 10lex and then solve to obtain R3 = 30.1kx.

The simulation file is P12\_11. After we run the program, we use Probe to plot V(out) versus V(in) and obtain the transfer characteristic, which agrees with the sketch shown earlier in this problem solution.

#### Problem 12.12




The circuit has negative feedback. Therefore  $V_x = V_B$ . We have  $i_{in} = (v_{in} - V_B)/R$ , and  $i_{in}$  flows through the diodes. For  $v_{in} > v_B$ ,  $v_$ 

$$v_0 = V_B + 4.7 \text{ for } v_{in} > V_B$$


On the other hand, for  $v_{in} < v_{B}$ ,  $D_{1}$  is in reverse breakdown and  $D_{2}$  is forward biased. Then we have:

$$v_o = V_B - 4.7$$
 for  $v_{in} > V_B$ 

For V<sub>B</sub> = 0:




For V<sub>B</sub> = 3 V:



The simulation file is P12 12.

## Problem 12.13

Here is one solution for the problem:



 $R_1$ ,  $R_2$ , and  $R_8$  can be 5%-tolerance. The remaining resistors should be 1%. The Schematic file is P12\_13.

## Problem 12.14

See Figure 12.16 on page 810 in the book.

## Problem 12.15


(a) To achieve very low frequency, we need to choose large values for R and C. Thus, the charging current for the capacitor

will be very small. We should choose a comparator with the smallest possible bias current. If the choice is between the  $\mu$ A741 and the LF411, we should choose the LF411.

(b) We choose the maximum allowed resistance and capacitance. Then the frequency is given by Equation 12.7 on page 812.

$$f = \frac{1}{2RCln(3)} = \frac{1}{2(20 \times 10^6)10^{-6}ln(3)} = 0.0228 \text{ Hz}$$

(c) For a longer period we want to raise the threshold voltage. .. choose R, > R2. For R1=9R2 the switching thresholds are at ±0.9 A The waveforms are:




as in Example 12.2:


$$\nabla_{e}(\nabla_{e}) = 0.9A = A - 1.9Ae^{-\nabla_{e}Rc}$$
  
 $f = \frac{1}{T} = \frac{1}{2Rc \ln(19)} = 0.00849 \text{ Hz}$ 

(d) The problem is that if the comparator bias current is large or if the capacitor is leaky, the period will be affected.


Here is one solution:



The simulation file is P12\_16. (It is necessary to specify a nonzero initial condition on the capacitor for the circuit operation to start rapidly.) Waveforms from the simulation:



(a)



- (b) The simulation file is P12\_17. The voltage across the capacitor is very similar to the sketch shown in part (a).
- (c) First redefine t=0 to be at the start of the second cycle (because the first cycle is not typical). Then  $\nabla_c(t) = A + B e^{-t/Rc}$  but

 $V_c(0) \cong 0.8 V$  and  $V_c(\infty) = 15 V$ These conditions yield  $V_c(t) = 15 - 14.2e^{-t/Rc}$ 

now 2= (T) = 5.6 = 15-14.2 e -T/RC
yields T = 0.4125 RC

(d) Neglecting the base current of  $Q_1$  we have  $I_{Q_2}$   $\frac{V_{cc}-0.2}{R_2}$  (we have also neglected the current in  $R_1$ ). Assuming that the transistors are saturated and that the current from C has fallen to zero, we have  $I_{B2} \approx I_{E1} \approx \frac{V_{cc}-0.8}{R}$ . Now for  $Q_2$  to remain in saturation, we must have

Assuming that Vec >> 0.8 V this simplifies to R < B2 R2. Thus for oscillations to continue, we must have R > B2 R2.

To demonstrate reduce the value of R to 100 kz and run the program. After the first cycle, the transistors remain in saturation.

Each time a monostable multivibrator is triggered, it produces a single output pulse of predetermined duration. See Figure 12.25(b) on page 819 in the book for typical waveforms.

#### Problem 12.19

See Figure 12.24 and the related discussion on pages 817 and 818 in the book.

#### Problem 12.20

The duration of the pulse is the time that it takes for C to charge to  $2V_{\rm CC}/3$  starting from zero. Define t = 0 as the beginning of the transient. Then we have

$$v_C(t) = V_{CC} - V_{CC} \exp(-t/R_AC)$$

Then at t = T we have

$$v_{C}(T) = 2V_{CC}/3 = V_{CC} - V_{CC} \exp(-T/R_{A}C)$$

$$\exp(-T/R_{A}C) = 1/3$$

$$-T/R_{A}C = \ln(1/3) = -\ln(3)$$

$$T = R_{A}C\ln(3)$$

## Problem 12.21

The circuit is shown in Figure 12.25 on page 819 in the book. We pick C = 10  $\mu F$  and then we compute  $R_A$  using Equation 12.8.

$$R_{A} = \frac{T}{Cln(3)} = \frac{1}{10^{-6}ln(3)} = 910 \text{ k}\Omega$$

This happens to be a standard value for 5%-tolerance resistors.

Other values of components will also work. However,  $R_{\rm A}$  should not be larger than a few megohms or the current taken by the discharge and threshold inputs will affect the pulse duration too much. Usually, we want to keep C small so it does not occupy too much volume.

## Problem 12.22

The circuit diagram is shown in Figure 12.26 on page 820 in the book. The duty ratio d is given by Equation 12.15:

$$d = 75\% = \frac{R_A + R_B}{R_A + 2R_B} \times 100\%$$

Solving we find  $R_A = 2R_B$ .

The frequency is given by Equation 12.13.

$$f = \frac{1}{(R_A + 2R_B) \operatorname{Cln}(2)}$$

Let us select  $C = 0.1 \mu F$ . Then we have

$$R_A + 2R_B = \frac{1}{fCln(2)} = \frac{1}{2000 \times 10^{-7} ln(2)} = 7.213 k\Omega$$


Finally, using  $R_A=2R_B$ , we obtain  $R_A=3.6~k\Omega$  and  $R_B=1.8~k\Omega$ . These are standard values for 5%-tolerance resistors.

# Problem 12.23


We use a precision rectifier in instrumentation applications where accuracy is important. We use simple rectifiers for power supplies, in high-frequency applications, and where accuracy is less important.

## Problem 12.24

One solution is shown on the next page. The simulation shows that the desired waveform is produced. The simulation file is P12\_24.




One solution is shown below. The simulation shows that the desired waveform is produced. The simulation file is P12\_25.



#### Problem 12.26

One solution is shown on the next page. The simulation shows that the desired waveform is produced. The simulation file is P12 26.




A peak detector produces an output that is equal to the previous peak value of the input signal. A circuit for a simple peak detector is shown in Figure 12.33 and a precision peak detector is shown in Figure 12.34 on page 827.

## Problem 12.28


To modify the circuit of Figure 12.34 to produce an output that is the previous minimum value of the input voltage, we simply need to reverse the connections to the diode.

## Problem 12.29



As shown in the diagram, we use a precision peak detector as the first stage to obtain the absolute value of the input signal. The second stage is a precision peak rectifier. We include a switch so the circuit can be reset.

The simulation file is P12\_29. We have used the linear model for all of the op amps except X3 because the student versions of PSpice will not allow a circuit of this complexity with the full nonlinear model. We set up the input source as an exponentially growing sine wave by including a negative damping factor (DF) in its specification. The resulting waveforms are:



Problem 12.30

A sample-and-hold circuit has two modes. In the sample (or track) mode, the output follows the input signal. In the hold (or store) state, the output is constant and equal to the value of the input immediately prior to entering the hold state.

See Figure 12.36 on page 830 for the circuit diagram of a sample-and-hold circuit.

## Problem 12.31

(a) 
$$i_C = C \frac{dv_C}{dt}$$
  
 $100 \times 10^{-12} = C(2 \times 10^{-3})$   
 $C = 50 \text{ nF} \text{ (or greater)}$ 


(b) maximum acquisition time 
$$\cong \frac{|\Delta v_0|_{\text{max}} \times C}{|i_C|}$$

$$= \frac{10 \times 50 \times 10^{-9}}{10 \text{ mA}}$$


$$= 50 \mu \text{s}$$

A clamp circuit produces an output that is equal to the input plus a constant. The constant is adjusted so the positive (or negative) extreme of the output is a predetermined value. The circuit diagram of a precision clamp circuit is shown in Figure 12.37 on page 831 in the book.

#### Problem 12.33



The simulation file is P12\_33. Other values of R and C will work as long as the RC time constant is long compared to the period of the input. The input and output waveforms are:



Notice that the first cycle is distorted but after that the circuit performs as desired.

## Problem 12.34

The primary consideration for the sampling rate is the frequency distribution of the significant components of the input signal. The sampling rate should be at least twice the highest frequency.

The primary consideration for the number of bits per sample is the amount of quantization noise that can be tolerated.

## Problem 12.35

The sampling rate is 1.5  $\times$  2  $\times$  f<sub>H</sub> = 300 Hz.

Refer to Figure 12.39 on page 834 in the book. The peak-to-peak signal amplitude that can be accommodated is  $2^n\Delta$  where n is the number of bits per sample and  $\Delta$  is the width of a quantization zone. The peak quantization noise amplitude is  $\Delta/2$  (assuming that the reconstructed signal has amplitudes in the centers of the quantization zones). The problem requires that

$$\frac{2^{n}\Delta}{1000} = \Delta/2$$

Therefore, the requirement is that  $2^n \ge 500$ . This requires n = 9 or greater.

The data rate is  $(300 \text{ samples/s}) \times (9 \text{ bits/sample}) = 2700 \text{ bits per second.}$ 

#### Problem 12.36

The peak signal amplitude is  $V_m=2^{n-1}\Delta$ . Therefore, the signal power is  $P_{\text{signal}}=V_m^2/(2R_L)=2^{2n-3}\Delta^2/R_L$ . The quantization noise power is given by Equation 12.18.

$$P_{\text{noise}} = \frac{\Delta^2}{12R_{\text{L}}}$$

The problem requires that

$$P_{signal} = 10^{5} P_{noise}$$

$$\frac{2^{2n-3} \Delta^{2}}{R_{L}} = 10^{5} \frac{\Delta^{2}}{12R_{L}}$$

$$2^{2n-3} = 8333$$

$$(2n-3) \log(2) = \log(8333)$$

From which we obtain n ≅ 8.

## Problem 12.37

- (a) For a sine wave, we have  $V_{rms} = V_{peak}/\sqrt{2}$ . Therefore the peak factor is  $V_{peak}/V_{rms} = \sqrt{2}$ .
- (b) The ADC can accommodate the same  $v_{\rm peak}$  for both the sine wave and the music waveform. We can write

$$v_{\text{peak}} = \sqrt{2}v_{\text{rms,sine}} = 100v_{\text{rms,music}}$$

Squaring both sides and dividing by the load resistance:

$$\frac{2V_{\text{rms,sine}}^2}{R_{\text{L}}} = \frac{10^4 V_{\text{rms,music}}^2}{R_{\text{L}}}$$

P<sub>sine</sub> = 5000P<sub>music</sub>

$$SNR_{music} = \frac{P_{music}}{P_{noise}} = \frac{P_{sine}}{P_{noise}} \times \frac{P_{music}}{P_{sine}} = \frac{P_{sine}}{P_{noise}} \times \frac{1}{5000}$$

In decibels this becomes:

For a sine wave the SNR is given by Equation 12.23, so we have:

For SNR music, dB to exceed 60 dB, we need  $n \ge 16$ .

The weighted resistance DAC contains a wide range of resistances. If the same material is to be used, the larger resistances need a large L/W ratio. W cannot be made smaller than the minimum that the process can provide. Thus L must be large and the resistors consume large amounts of chip area. (Using a wide range of materials is not practical.)

On the other hand, the R-2R DAC requires only a 2-to-1 ratio of resistances, and all of the resistors can have W/L close to unity so they consume relatively little chip area.

#### Problem 12.39

If the switches did not connect to ground, the current through the  $V_{\rm ref}$  source would vary greatly depending on the switch settings. Practical sources have internal resistance and variable current would cause  $V_{\rm ref}$  to vary resulting in inaccuracies in the analog output.

#### Problem 12.40

The current flowing through the weighted resistances is:

$$i_o = V_{ref}/R + V_{ref}/2R + V_{ref}/4R + ...$$

$$= 10 + 5 + 2.5 + 1.25 + 0.625 + ...$$

$$19.92 \text{ mA}$$

$$v_o = i_o R/2$$

$$= 9.96 \text{ V}$$

## Problem 12.41

For the weighted resistance DAC of Figure 12.42 on page 838, the total resistance is:

R + 2R + 4R +...128R = 255R Because each R- $\Omega$  resistor consumes 100  $(\mu m)^2$ , the resistances consume 25,500  $(\mu m)^2$ .

For the R-2R DAC of Figure 12.44 on page 840, a total of 7 resistors of value R and 9 resistors of value 2R are needed. Thus the total resistance is 25 R and the area consumed is 2500  $(\mu m)^2$ . Notice that the R-2R DAC consumes much less chip area.

# Problem 12.42

- (a)  $V_{\rm b}$  must be high enough so that all of the transistors can operate in the active region. The negative power supply terminal is at -15 V. Because  $V_{\rm ref}=5$  and  $V_{\rm BE}=0.7$ , the bases of  $Q_{1}$ ,  $Q_{2}$ , etc. are at -9.3 V. As a minimum the collectors of  $Q_{1}$ ,  $Q_{2}$ , etc. should be at the same voltages as the bases. Thus, the bases of the switching transistors must be at -8.6 V as a minimum. On the other hand the bases of the switching transistors should not be at a higher voltage than that of the collectors of the switching transistors. Since the collectors are at 0 V due to the op amp, the upper limit for the base voltages is zero. Furthermore, we must allow for  $d_{1}$ ,  $d_{2}$ , etc. to be at least several tenths of a volt higher than  $V_{\rm b}$ . Thus the allowed range is -8.6 <  $V_{\rm b}$  < 0.2.
- (b) If we select  $V_b = -5$  V, the suitable logic-high range for  $d_1$ ,  $d_2$ , etc. runs from about -4.8 V to 0 V. (Approximately 0.2 V differential is sufficient to steer the current.) The range for the low state is downward from -5.2 V. However the low logic level should not be so low that breakdown of the base--emitter junctions may occur. Typically the base--emitter breakdown voltage is about 6 V in magnitude. To be on the safe side, we design for a maximum base-emitter reverse voltage of 3 V. Thus, a reasonable range for the low state is -5.2 to -8V.
- (c) Using Equation 12.26 on page 841, we have

$$v_o = v_{ref} \frac{R_f}{R} \alpha^2 D$$

$$= 5\frac{1000}{1000}(0.99)^{2}(0.5 + 0.25)$$
$$= 3.675 \text{ V}$$

In the weighted resistance DAC shown in Figure 12.42 on page 838, the most critical resistance is the left-most one, whose value we denote in this solution as  $R_{\text{left}}$  which has a nominal value of R. For this circuit, the smallest increment in the output voltage occurs when switch  $d_n$  changes. Then the change in the current is

$$\Delta i_{o} = \frac{V_{ref}}{R2^{n-1}} = \frac{V_{ref}}{128R}$$

The current through the left-most resistor must be within  $\Delta i_0/2$  of its nominal value, which is  $V_{ref}/R$ .

$$V_{ref}/R_{left} = V_{ref}/R \pm V_{ref}/(256R)$$

$$R_{left} = \frac{256R}{256 \pm 1} = R \pm 0.39\%$$

Of course, the other resistors will also contribute to inaccuracy of the output, so tolerances of about ±0.2% would be needed overall.

## Problem 12.44

In the weighted resistance DAC of Figure 12.42, the current drawn from the reference source is

$$I_{ref} = V_{ref}[1/R + 1/(2R) + ... + 1/(2^{n-1}R)]$$
  
=  $V_{ref}(2 - 2^{1-n})/R$ 

Thus the resistance seen by the reference source is

$$R_{load} = \frac{V_{ref}}{I_{ref}} = \frac{R}{2 - 2^{1-n}}$$

In the R--2R DAC of Figure 12.44, the resistance seen by the reference source is  $R_{load} = R$ .

## Problem 12.45

A flash ADC is best if high speed is the primary consideration. Usually a dual-slope ADC is best if accuracy is the primary consideration.

## Problem 12.46

The interval  $T_1$  corresponds to a count of  $2^{18}$  which requires  $2^{18}T_{\text{clock}} = 2^{18}(0.2~\mu\text{s}) = 52.43~\text{ms}$ . Conversion can take up to  $2T_1 = 0.105$ s which corresponds to a conversion rate of 9.53 Hz.

Refer to Figure 12.50 on page 846 in the book. The slope of  $v_x$  is  $v_s/(RC) = v_{peak}/T_1$ . Solving for C and substituting values we have

$$C = v_s T_1 / (RV_{peak}) = 10(52.43 \times 10^{-3}) / (1000 \times 10)$$
  
= 52.43  $\mu$ F

(Larger R and smaller C would be more practical.)

The accuracy of the converter is independent of R within reasonable limits. If R increases, V peak will decrease.

## Problem 12.47

The diagram of the flash converter is shown in Figure 12.48 on page 844 in the book. Because the peak signal is 5 V, we

choose  $V_{\text{ref}}=5~V$  so the entire range of the converter is utilized. Any value of R in the range from 1 k $\Omega$  to 10 k $\Omega$  is suitable. The number of comparators indicated in the figure is in error (at least for the first printing). The number of comparators should be  $2^{n}-1$ . For n=4, a total of 15 comparators are needed. The truth table for the decoding logic is:

Input to decoding logic read from top to bottom	d <sub>1</sub> d <sub>2</sub> d <sub>3</sub> d <sub>4</sub>
11111111111111	0000
11111111111110	0001
11111111111100	0010
11111111111000	0011
111111111110000	0100
10000000000000	1110
00000000000000	1111
Other combinations	Don't care

# Errata for the first printing of *Electronics*, 2<sup>nd</sup> edition by Allan R. Hambley

Page	Location	Correction (underlined)
ix	Line 5	Chapters <u>4</u> and <u>5</u> can be reversed
80	Figure 2.23	Delete the vertical line through the
		voltage source $v_1$
83	Sentence above	The voltage across $R_1$ is given by
	Equation 2.25	
125	D2.33 line 8	$W_{space}=10~\mu m$ . (For consistency with the
		solutions manual.)
301	First margin	using SPICE to play with circuits.
	comment	
476	Problem 7.20 line 5	percentage does $I_{\mathcal{C}^2}$ change?
476	Problem 7.22 line 3	Derive an expression for the current $I_{{ar {\cal O}}}$
		for the circuit
479	Problem 7.38 line 2	Figure P7.3 <u>8</u> . Allow
563	Line 4	Interchange <i>pnp</i> and <i>npn</i> .
592	Lines 9 and 10	$Rif = 24.6 M\Omega$
651	D9.40 line 2	Insert magnitude bars around beta: $ eta $
651	D9.49 line 3	with a gain <u>magnitude</u>
653	Problem 9.78	Should refer to Problem 9.76 rather than
		Problem 9.75.
703	Equation 10.49	Replace $\frac{R_2}{R_1 + R_2}$ with $\frac{R_1 + R_2}{R_2}$ .
717	Line 6	10.8 Repeat Example 10. <u>8</u> ,
721	Problem 10.10	The third sentence of the problem should
		read: "The case-to-sink thermal resistance
		is $\theta_{CS} = 0.5^{N}C/W$ ."
725	Hint for problem	The input terminals do <u>not</u> need to be
	D10.50	interchanged.
750	Line 2 from bottom	f <sub>L</sub> = <u>6.96</u> MHz
777	Line 12	$R_L = -1.875 \text{ M}\Omega$
791	Problem 11.2	Write the transfer function magnitude
844	Figure 12.48	There are 2 <sup>n</sup> - 1 comparators not 2 <sup>n-1</sup> as
		indicated in the figure.

852 Problem 12.17 line 9	Replace $v_2$ with $v_1$ .
--------------------------	----------------------------

Please contact the author at <u>arhamble@mtu.edu</u> with any additional corrections.